
ECE M116C / CS 151B: Week 1

Section

Justin Feng

Who am I?



W ELECTRICAL & COMPUTER
ENGINEERING
UNIVERSITY of WASHINGTON

UCLA **Samueli**
Electrical & Computer Engineering

My Research...

- **Lab:**
 - SsysArch Lab, advised by Professor Nader Sehatbakhsh
- **Research:**
 - Security
 - Embedded Systems
 - Communications
 - Computer Architecture
 - *Side Channels: large portion of my work*

My Research...

- **Research Project examples:**
 - Communications
 - Fingerprinting
 - VR Security
 - *General topic: beneficial uses of side channels*

Contact Info

- **Main:** DM on Campuswire
- **Email:** jfeng10@g.ucla.edu

What about you all?


- Name, year, department, and favorite song / recent song you like

What to Expect from Section?

Why is Computer Architecture Important?


Applications

- Your laptops/smartphones
- Enabling machine learning
- Video games
- And more...



What is a Computer?

Computer Abstraction



Level of Program Code

Python, C, Java, etc.



COMPILER



Assembly Language



ASSEMBLER



Machine Language



CPU

October 4, 2022

Turing Machine

<https://youtu.be/dNRDvLACg5Q?t=67>

- **Turing Machine:** the foundation of modern-day computers
 - Manipulating sets of 1's and 0's

Performance

Amdahl's Law

- Amdahl's law: our performance is only as good as our slowest part (sequential part)
- BUT, not just about parallelism and the core itself – memory, clock speed, branch prediction all matters!
- Processors:
 - **CPU:** general purpose
 - **Domain specific computing/accelerators:** can be faster than CPU at a specific application

$$\textit{speed up} = \frac{1}{(1 - p) + \frac{p}{s}}$$

Amdahl's Law Example

Ex) If 80% of a program is parallelizable, what is the speedup achievable?
(say number of cores changes from 5 to 8)

Answer)

$p=0.8$ (80% of program is parallelizable), with p =percentage of parallelizable content





s : s =factor of improvement. Dependent on change in number of cores, for instance. Let's say we increase the number of cores from 5 to 8 (1.6 times as fast), so $s=1.6$

$$\text{Speed up} = \frac{1}{(1-0.8) + \frac{0.8}{1.6}} = 1.43x \text{ speedup}$$

$$\text{speed up} = \frac{1}{(1 - p) + \frac{p}{s}}$$

RISC-V Assembly

RISC vs CISC

- **RISC (Reduced Instruction Set Computer):**
 -  cycles per instruction,  total instructions
 - Ex) MIPS, RISC V, ARM
- **CISC (Complex Instruction Set Computer):**
 -  total instructions,  cycles per instruction
 - Ex) Intel x86

Registers

Register	ABI Name	Description	Saver
x0	zero	hardwired zero	-
x1	ra	return address	Caller
x2	sp	stack pointer	Callee
x3	gp	global pointer	-
x4	tp	thread pointer	-
x5-7	t0-2	temporary registers	Caller
x8	s0 / fp	saved register / frame pointer	Callee
x9	s1	saved register	Callee
x10-11	a0-1	function arguments / return values	Caller
x12-17	a2-7	function arguments	Caller
x18-27	s2-11	saved registers	Callee
x28-31	t3-6	temporary registers	Caller

Note:

Caller Saved: in subprocess, don't need to restore value (caller's responsibility to save value – on stack for instance)

Callee Saved: in subprocess, need to restore value (caller expects value to be saved)

General Syntax

Arithmetic:`add rd, rs1, rs2``sub rd, rs1, rs2`**Logical:**`and rd, rs1, rs2`**Branch:**`blt rs1, rs2, label`**Load/Store**`lb rd, imm(rs1)``sb rs2, imm(rs1)`**Jumping/Linking**`jal rd, label`**Note:**


What is “label”: an offset of instruction addresses

Syntax Examples

ADDI	<code>addi rd, rs1, constant</code>	Add Immediate	$\text{reg[rd]} \leftarrow \text{reg[rs1]} + \text{constant}$
SLTI	<code>slti rd, rs1, constant</code>	Compare < Immediate (Signed)	$\text{reg[rd]} \leftarrow (\text{reg[rs1]} <_s \text{constant}) ? 1 : 0$
SLTIU	<code>sltiu rd, rs1, constant</code>	Compare < Immediate (Unsigned)	$\text{reg[rd]} \leftarrow (\text{reg[rs1]} <_u \text{constant}) ? 1 : 0$
XORI	<code>xori rd, rs1, constant</code>	Xor Immediate	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \wedge \text{constant}$
ORI	<code>ori rd, rs1, constant</code>	Or Immediate	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \vee \text{constant}$
ANDI	<code>andi rd, rs1, constant</code>	And Immediate	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \& \text{constant}$
SLLI	<code>slli rd, rs1, constant</code>	Shift Left Logical Immediate	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \ll \text{constant}$
SRLI	<code>srli rd, rs1, constant</code>	Shift Right Logical Immediate	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \gg_u \text{constant}$
SRAI	<code>srai rd, rs1, constant</code>	Shift Right Arithmetic Immediate	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \gg_s \text{constant}$
ADD	<code>add rd, rs1, rs2</code>	Add	$\text{reg[rd]} \leftarrow \text{reg[rs1]} + \text{reg[rs2]}$
SUB	<code>sub rd, rs1, rs2</code>	Subtract	$\text{reg[rd]} \leftarrow \text{reg[rs1]} - \text{reg[rs2]}$
SLL	<code>sll rd, rs1, rs2</code>	Shift Left Logical	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \ll \text{reg[rs2]}$
SLT	<code>slt rd, rs1, rs2</code>	Compare < (Signed)	$\text{reg[rd]} \leftarrow (\text{reg[rs1]} <_s \text{reg[rs2]}) ? 1 : 0$
SLTU	<code>sltu rd, rs1, rs2</code>	Compare < (Unsigned)	$\text{reg[rd]} \leftarrow (\text{reg[rs1]} <_u \text{reg[rs2]}) ? 1 : 0$
XOR	<code>xor rd, rs1, rs2</code>	Xor	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \wedge \text{reg[rs2]}$
SRL	<code>srli rd, rs1, rs2</code>	Shift Right Logical	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \gg_u \text{reg[rs2]}$
SRA	<code>sra rd, rs1, rs2</code>	Shift Right Arithmetic	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \gg_s \text{reg[rs2]}$
OR	<code>or rd, rs1, rs2</code>	Or	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \vee \text{reg[rs2]}$
AND	<code>and rd, rs1, rs2</code>	And	$\text{reg[rd]} \leftarrow \text{reg[rs1]} \& \text{reg[rs2]}$

Logical vs Arithmetic Shift?

- **Logical Shift:** shift in zeros
- **Arithmetic Shift:** keeps sign (remember: 2's complement), shifting in a one or zero if needed



Syntax Examples

Loads	Load Byte	I	LB	<code>rd,rs1,imm</code>	<code>rd = M[rs1+imm][0:7]</code>	
	Load Halfword	I	LH	<code>rd,rs1,imm</code>	<code>rd = M[rs1+imm][0:15]</code>	
	Load Word	I	LW	<code>rd,rs1,imm</code>	<code>rd = M[rs1+imm][0:31]</code>	
	Load Byte Unsigned	I	LBU	<code>rd,rs1,imm</code>	<code>rd = M[rs1+imm][0:7]</code>	zero-extends
	Load Half Unsigned	I	LHU	<code>rd,rs1,imm</code>	<code>rd = M[rs1+imm][0:15]</code>	zero-extends
Stores	Store Byte	S	SB	<code>rs1,rs2,imm</code>	<code>M[rs1+imm][0:7] = rs2[0:7]</code>	
	Store Halfword	S	SH	<code>rs1,rs2,imm</code>	<code>M[rs1+imm][0:15] = rs2[0:15]</code>	
	Store Word	S	SW	<code>rs1,rs2,imm</code>	<code>M[rs1+imm][0:31] = rs2[0:31]</code>	

Syntax Examples

JAL	<code>jal rd, label</code>	Jump and Link	<code>reg[rd] <= pc + 4</code> <code>pc <= label</code>
JALR	<code>jalr rd, offset(rs1)</code>	Jump and Link Register	<code>reg[rd] <= pc + 4</code> <code>pc <= {(reg[rs1] + offset)[31:1], 1'b0}</code>
BEQ	<code>beq rs1, rs2, label</code>	Branch if =	<code>pc <= (reg[rs1] == reg[rs2]) ? label</code> <code>: pc + 4</code>
BNE	<code>bne rs1, rs2, label</code>	Branch if \neq	<code>pc <= (reg[rs1] != reg[rs2]) ? label</code> <code>: pc + 4</code>
BLT	<code>blt rs1, rs2, label</code>	Branch if < (Signed)	<code>pc <= (reg[rs1] <_s reg[rs2]) ? label</code> <code>: pc + 4</code>
BGE	<code>bge rs1, rs2, label</code>	Branch if \geq (Signed)	<code>pc <= (reg[rs1] >=_s reg[rs2]) ? label</code> <code>: pc + 4</code>
BLTU	<code>bltu rs1, rs2, label</code>	Branch if < (Unsigned)	<code>pc <= (reg[rs1] <_u reg[rs2]) ? label</code> <code>: pc + 4</code>
BGEU	<code>bgeu rs1, rs2, label</code>	Branch if \geq (Unsigned)	<code>pc <= (reg[rs1] >=_u reg[rs2]) ? label</code> <code>: pc + 4</code>

Example 1: Arithmetic

C Code:

$\text{sum} = (a - b) + (c + d)$

Assume a, b, c, and d stored in x18, x19, x20, and x21, respectively

Answer:

sub x5, x18, x19

add x6, x20, x21

add x10, x5, x6

Example 2: If-Else

C Code:

```
if (x == 0) {  
    y = 10  
}  
else {  
    y = 20  
}
```

Assume “x” stored in x5, “y” stored in x6

Answer:

```
bne x5, x0, else  
addi x6, x0, 10  
jal x0, exit  
else: addi x6, x0, 20  
exit:
```

Example 3: While Loop

C Code:

```
x = 2
while (x >= 0) {
    y[x] = x + 1
    x = x - 1
}
```

Assume “x” stored in x5. Assume “y” is an array of integers (note: one int is 4 bytes) and starts at the address stored in x8.

October 4, 2022

Answer:

```
    addi x5, x0, 2
loop:
    blt x5, x0, exit
    addi x6, x5, 1
    slli x7, x5, 2
    add x7, x8, x7
    sw x6, 0(x7)
    addi x5, x5, -1
    beq x0, x0, loop
exit:
```

Example 4: Assembly

Assembly Code:

```
li x5, 10  
li x6, 5  
add x7, x5, x6  
sw x7, 3(x6)  
lw x5, 3(x6)  
addi x7, x5, -2
```

Answer (register values at end of sequence):

```
x5 = 15  
x6 = 5  
x7 = 13
```

Example 5: Assembly to Machine Code

Assembly Code:

and x5, x10, x11

Machine Code:

00000000 01011 01010 111 00101 0110011

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm[11:0]	rs1	000	rd	0010011	ADDI
imm[11:0]	rs1	110	rd	0010011	ORI
imm[11:0]	rs1	111	rd	0010011	ANDI

imm[11:0]	rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	SW

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
--------------	-----	-----	-----	-------------	---------	-----

Example 6: Machine Code to Assembly

Machine Code:

00010000000 10010 000 01010 0010011

Assembly Code:

addi x10, x18, 128

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI

imm[11:0]		rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
--------------	-----	-----	-----	-------------	---------	-----