ECE M116C / CS 151B: Week 1 Section

Who am I?









October 4, 2022

2

My Research...

- Lab:
 - SsysArch Lab, advised by Professor Nader Sehatbakhsh
- Research:
 - Security
 - Embedded Systems
 - Communications
 - Computer Architecture
 - Side Channels: large portion of my work

My Research...

- Research Project examples:
 - Communications
 - Fingerprinting
 - VR Security
 - General topic: beneficial uses of side channels

Contact Info

Main: DM on Campuswire

• Email: jfeng10@g.ucla.edu

What about you all?


Name, year, department, and favorite song / recent song you like

What to Expect from Section?

Why is Computer Architecture Important?

Applications

- Your laptops/smartphones
- Enabling machine learning
- Video games
- And more...









9

What is a Computer?

Computer Abstraction



Level of Program Code



Turing Machine

https://youtu.be/dNRDvLACg5Q?t=67

- Turing Machine: the foundation of modern-day computers
 - Manipulating sets of 1's and 0's



Performance

Amdahl's Law

- Amdahl's law: our performance is only as good as our slowest part (sequential part)
- BUT, not just about parallelism and the core itself memory, clock speed, branch prediction all matters!
- Processors:
 - CPU: general purpose
 - **Domain specific computing/accelerators:** can be faster than CPU at a specific application

$$speed\ up = \frac{1}{(1-p) + \frac{p}{s}}$$

Amdahl's Law Example

Ex) If 80% of a program is parallelizable, what is the speedup achievable? (say number of cores changes from 5 to 8)

Answer)

p=0.8 (80% of program is parallelizable), with p=percentage of parallelizable content

s: s=factor of improvement. Dependent on change in number of cores, for instance. Let's say we increase the number of cores from 5 to 8 (1.6 times as fast), so s=1.6

Speed up =
$$\frac{1}{(1-0.8) + \frac{0.8}{1.6}}$$
 = 1.43x speedup

$$speed\ up = \frac{1}{(1-p) + \frac{p}{s}}$$



RISC-V Assembly

RISC vs CISC

- RISC (Reduced Instruction Set Computer):
 - **▼** cycles per instruction, **↑** total instructions
 - Ex) MIPS, RISC V, ARM
- CISC (Complex Instruction Set Computer):
 - total instructions, \(\daggercup \) cycles per instruction
 - Ex) Intel x86

Registers

Register	ABI Name	Description	Saver
х0	zero	hardwired zero	-
х1	ra	return address	Caller
x2	sp	stack pointer	Callee
х3	gp	global pointer	-
х4	tp	thread pointer	-
x5-7	t0-2	t0-2 temporary registers	
х8	s0 / fp	saved register / frame pointer	Callee
х9	s1	saved register	Callee
x10-11	a0-1	function arguments / return values	Caller
x12-17	a2-7	function arguments	Caller
x18-27	s2-11	saved registers	Callee
x28-31	t3-6	temporary registers	Caller

Note:

<u>Caller Saved:</u> in subprocess, don't need to restore value (caller's responsibility to save value – on stack for instance)

<u>Callee Saved:</u> in subprocess, need to restore value (caller expects value to be saved)

General Syntax

Arithmetic:

add rd, rs1, rs2

Note:

Logical:

and rd, rs1, rs2

sub rd, rs1, rs2

What is "label": an offset of instruction addresses

Branch:

blt rs1, rs2, label

Load/Store

lb rd, imm(rs1)

sb rs2, imm(rs1)

Jumping/Linking

jal rd, label
October 4, 2022

20

Syntax Examples


ADDI	addi rd, rs1, constant	Add Immediate	reg[rd] <= reg[rs1] + constant
SLTI	slti rd, rs1, constant	Compare < Immediate (Signed)	$reg[rd] \leftarrow (reg[rs1] \leftarrow constant) ? 1 : 0$
SLTIU	sltiu rd, rs1, constant	Compare < Immediate (Unsigned)	$reg[rd] \leftarrow (reg[rs1] \leftarrow_u constant) ? 1 : 0$
XORI	xori rd, rs1, constant	Xor Immediate	reg[rd] <= reg[rs1] ^ constant
ORI	ori rd, rs1, constant	Or Immediate	reg[rd] <= reg[rs1] constant
ANDI	andi rd, rs1, constant	And Immediate	reg[rd] <= reg[rs1] & constant
SLLI	slli rd, rs1, constant	Shift Left Logical Immediate	reg[rd] <= reg[rs1] « constant
SRLI	srli rd, rs1, constant	Shift Right Logical Immediate	reg[rd] <= reg[rs1] »u constant
SRAI	srai rd, rs1, constant	Shift Right Arithmetic Immediate	$reg[rd] \le reg[rs1] *_s constant$
ADD	add rd, rs1, rs2	Add	reg[rd] <= reg[rs1] + reg[rs2]
SUB	sub rd, rs1, rs2	Subtract	reg[rd] <= reg[rs1] - reg[rs2]
SLL	sll rd, rs1, rs2	Shift Left Logical	reg[rd] <= reg[rs1] « reg[rs2]
SLT	slt rd, rs1, rs2	Compare < (Signed)	reg[rd] <= (reg[rs1] <s 0<="" 1="" :="" ?="" reg[rs2])="" td=""></s>
SLTU	sltu rd, rs1, rs2	Compare < (Unsigned)	$reg[rd] \leftarrow (reg[rs1] \leftarrow (reg[rs2]) ? 1 : 0$
XOR.	xor rd, rs1, rs2	Xor	reg[rd] <= reg[rs1] ^ reg[rs2]
SRL	srl rd, rs1, rs2	Shift Right Logical	reg[rd] <= reg[rs1] »u reg[rs2]
SRA	sra rd, rs1, rs2	Shift Right Arithmetic	reg[rd] <= reg[rs1] »s reg[rs2]
OR	or rd, rs1, rs2	Or	reg[rd] <= reg[rs1] reg[rs2]
AND	and rd, rs1, rs2	And	reg[rd] <= reg[rs1] & reg[rs2]

Logical vs Arithmetic Shift?

Logical Shift: shift in zeros

• Arithmetic Shift: keeps sign (remember: 2's complement), shifting in a one

or zero if needed



Syntax Examples

Loads	Load Buto	т	LB	ud uni imm	rd = M[rs1+imm][0:7]	
Luaus	Load Byte	1	TB	rd, rs1, imm		
	Load Halfword	I	LH	rd, rs1, imm	rd = M[rs1+imm][0:15]	
	Load Word	I	LW	rd, rs1, imm	rd = M[rs1+imm][0:31]	
Load	d Byte Unsigned	I	LBU	rd, rs1, imm	rd = M[rs1+imm][0:7]	zero-extends
Loa	d Half Unsigned	I	LHU	rd, rs1, imm	rd = M[rs1+imm][0:15]	zero-extends
Stores	Store Byte	S	SB	rs1,rs2,imm	M[rs1+imm][0:7] = rs2[0:7]	
	Store Halfword	S	SH	rs1,rs2,imm	M[rs1+imm][0:15] = rs2[0:15]	
	Store Word	S	SW	rs1,rs2,imm	M[rs1+imm][0:31] = rs2[0:31]	

Syntax Examples

JALRjalr rd, offset(rs1)Jump and Link Register $reg[rd] <= pc + 4$ $pc <= \{(reg[rs1] + offset)\}$ $pc <= (reg[rs1] == reg[rs2]$ BEQbeq rs1, rs2, labelBranch if = $pc <= (reg[rs1] == reg[rs2]$ BNEbne rs1, rs2, labelBranch if \neq $pc <= (reg[rs1] != reg[rs2]$ BLTblt rs1, rs2, labelBranch if $< (Signed)$ $pc <= (reg[rs1] <_s reg[rs2]$ BGEbge rs1, rs2, labelBranch if $\geq (Signed)$ $pc <= (reg[rs1] >=_s reg[rs2]$	
BNE bne rs1, rs2, label Branch if \neq pc <= (reg[rs1] != reg[rs2] BLT blt rs1, rs2, label Branch if < (Signed) pc <= (reg[rs1] <_s reg[rs2]	31:1], 1'b0}
BLT blt rs1, rs2, label Branch if < (Signed) pc <= (reg[rs1] < _s reg[rs2]) ? label : pc + 4
) ? label : pc + 4
BGE bge rs1, rs2, label Branch if \geq (Signed) pc <= (reg[rs1] >= $_s$ reg[rs.) ? label : pc + 4
]) ? label : pc + 4
BLTU bltu rs1, rs2, label Branch if < (Unsigned) pc <= (reg[rs1] <u reg[rs2]<="" td=""><td>) ? label : pc + 4</td></u>) ? label : pc + 4
BGEU bgeu rs1, rs2, label Branch if \geq (Unsigned) pc <= (reg[rs1] >= u reg[rs]) ? label : pc + 4

Example 1: Arithmetic

C Code:

sum = (a - b) + (c + d)

Assume a, b, c, and d stored in x18, x19, x20, and x21, respectively

Answer:

sub x5, x18, x19

add x6, x20, x21

add x10, x5, x6

Example 2: If-Else

```
C Code:
if (x == 0) {
  y = 10
else {
  y = 20
Assume "x" stored in x5, "y" stored in
x6
```

Answer:

```
bne x5, x0, else
addi x6, x0, 10
jal x0, exit
else: addi x6, x0, 20
exit:
```

Example 3: While Loop

C Code: x = 2while (x >= 0) {

y[x] = x + 1

x = x - 1

}

Assume "x" stored in x5. Assume "y" is an array of integers (note: one int is 4 bytes) and starts at the address_{October 4, 2022} stored in x8.

Answer:

addi x5, x0, 2

loop:

blt x5, x0, exit

addi x6, x5, 1

slli x7, x5, 2

add x7, x8, x7

sw x6, 0(x7)

addi x5, x5, -1

beq x0, x0, loop

exit:

Example 4: Assembly

Assembly Code:

li x5, 10

li x6, 5

add x7, x5, x6

sw x7, 3(x6)

lw x5, 3(x6)

addi x7, x5, -2

Answer (register values at end of sequence):

x5 = 15

x6 = 5

x7 = 13

Example 5: Assembly to Machine Code

Assembly Code:

Machine Code:

and x5, x10, x11

0000000 01011 01010 111 00101 0110011

0000000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	ADD
0100000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	SUB
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm[11:0]	rs1	000	rd	0010011	ADDI
$\operatorname{imm}[11:0]$	rs1	110	rd	0010011	ORI
$\operatorname{imm}[11:0]$	rs1	111	rd	0010011	ANDI

imm[11:0	0]	rs1	010	rd	0000011	LV
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SV

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEC

Example 6: Machine Code to Assembly

Machine Code:

Assembly Code:

00010000000 10010 000 01010 0010011

addi x10, x18, 128

0000000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011] A
0100000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011] S
0000000	rs2	rs1	110	rd	0110011	C
0000000	rs2	rs1	111	rd	0110011	A

ADD SUB OR. AND

imm[11:0]	rs1	000	rd	0010011	AD
$\mathrm{imm}[11:0]$	rs1	110	rd	0010011	OR
$\operatorname{imm}[11:0]$	rs1	111	rd	0010011	AN

DDI RINDI

imm[11:0	0]	rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ