# ECE M116C / CS 151B: Week 2 Section

#### UCLA

RV32I Base Instruction Set (MIT 6.004 subset)

	imm[31:12]			rd	0110111
in	rd	1101111			
imm[11:	[0:	rs1	000	rd	1100111
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rsl	100	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011
imm[11:	:0]	rs1	010	rd	0000011
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011
imm[11:	:0]	rs1	000	rd	0010011
imm[11:		rs1	010	rd	0010011
imm[11:0]		rsl	011	rd	0010011
imm[11:0]		rs1	100	rd	0010011
imm[11:	[0:	rs1	110	rd	0010011
imm[11:	[0:	rsl	111	rd	0010011
0000000	shamt	rs1	001	rd	0010011
0000000	shamt	rs1	101	rd	0010011
0100000	shamt	rs1	101	rd	0010011
0000000	rs2	rs1	000	rd	0110011
0100000	rs2	rs1	000	rd	0110011
0000000	rs2	rs1	001	rd	0110011
0000000	rs2	rsl	010	rd	0110011
0000000	rs2	rs1	011	rd	0110011
0000000	rs2	rs1	100	rd	0110011
0000000	rs2	rs1	101	rd	0110011
0100000	rs2	rs1	101	rd	0110011
0000000	rs2	rs1	110	rd	0110011
0000000	rs2	rs1	111	rd	0110011

31 25	24 20	19 15	14 12	11 7	6 0
funct7	rs2	rsl	funct3	rd	opcode
imm[11	:0]	rsl	funct3	rd	opcode
imm[11:5]	rs2	rsl	funct3	imm[4:0]	opcode
imm[12]10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode
	imm[31:12]	•		rd	opcode
in	nm[20 10:1 11 1	9:12		rd	opcode

LUI JAL JALR BEQ BNE BLT BGE BLTU BGEU LW SW ADDI SLTI SLTIU XORI ORI ANDI SLLI SRLI SRAI ADD SUB SLL SLT SLTU XOR SRL SRA OR AND

#### **Ex) Machine Code for JAL**

-Write the machine code for: jal ra, -896


#### Ex) Machine Code for JAL


-Write the machine code for: jal ra, -896

```
Ans:
--86 to binary (two's complement):
111111111110010000000
20^{th} bit -> 1
10:1 -> 1001000000
11<sup>th</sup> bit -> 1
19:12 -> 11111111
11001000000111111111 00001 1101111
                                opcode
                           rd
        immediate
```



#### Von Neuman Model





Datapath + Controller


\*Images were taken from Hennessy Patterson Book [1].



# Single Cycle CPU

#### Steps in a CPU

- 1) Fetch Instruction
- 2) Decode (register)
- 3) Execution (ALU)
- 4) Memory
- 5) Writeback
- 6) Update PC
- -In single cycle cpu, all these steps finish in one cycle!
- -Note: order of steps does not indicate in which order they finish






# Datapath


#### **Instruction Memory**

- -Stores each of our 32 bit instructions
- -PC indexes into instruction memory
- -PC + 4: the next instruction
- -PC + Offset: the instruction to access after a jump/branch




#### Register File


- -Stores our 32 registers of size 32 bits each for easy access/write.
- -Different instruction bits go to different ports
- -RS1 address, RS2 address, Rd address
- -Address ports used to access values of specific registers
- -Rd address specifies which register we should write to after our operation



#### **Imm Gen**

- -Given a 32 bit instruction, need to construct a 32 bit immediate
- -Sign extension
- -Use knowledge of full instruction to assign bits to bit positions






October 9, 2022 12

#### **Arithmetic Logic Unit**


#### -Does basic math operations

- -Addition, subtraction, logical, etc
- -Zero flag: if a branch condition is true,
- set the zero flag to true such that we know to branch
- -ALU Control: used to select which operation to do




#### **Data Memory**

- -Stores data in longer term storage
- -Byte addressable
- -Accessed via loads, with result stored in register file
- -Modified via stores, given an address (computed by ALU) and the data (from register file)




#### **Write Back**

- -Write back value to register file
- -Store instruction: don't need to write back!
- -Grab value from either data memory or ALU, place into register file




#### **PC Generation**

- -Compute next instruction to process
- -Normal operation: add 4 to existing PC
- -Branches/jumps: add offset to PC
  - -Shift left by 1? Remember, zeroth bit missing in instruction. This also ensures even addresses.
- -Use mux to select correct PC value



Datapath +







## Controller


#### Controller

- -Oversight over datapath to do correct operation
- -Questions answered:
  - -Read/write from memory?
  - -Place value from memory into register?
  - -2<sup>nd</sup> ALU operand being from register, or immediate?
  - -Write into register file?
  - -The exact ALU operation?
- -Done via just the opcode





#### **Controller**



Instruction	Opcode	RegWrite	AluSrc	Branch	MemRe	MemWr	MemtoReg	ALUOp
R-type	0110011	1	0	0	0	0	0	-
I-type	0010011	1	1	0	0	0	0	-
lw	0000011	1	1	0	1	0	1	-
SW	0100011	0	1	0	0	1	0	-
beq	1100011	0	0	1	0	0	0	-

#### **ALU Control**


-Given an opcode, return a 2 bit value (what kind of instruction it is (ld, sd, beq, r type)

-Based on what instruction opcode it is (ALUOp) and the func codes, do the correct ALU operation (add,

and, etc

Instruction opcode	ALUOp
ld	00
sd	00
beq	01
R-type	10

Funct7 field	Funct3 field	Desired ALU action	ALU contro input
XXXXXXX	XXX	add	0010
XXXXXXX	XXX	add	0010
XXXXXXX	XXX	subtract	0110
0000000	000	add	0010
0100000	000	subtract	0110
0000000	111	AND	0000
0000000	110	OR	0001




Note: there was some confusion over the naming of the output of the ALU control. We will call it "Operation"

October 9, 2022 20


-How does an "add" instruction propagate through the datapath/controller? add rd, rs1, rs2

October 9, 2022 21


-Grab instruction from instruction memory




-Access register values for operands, using register addresses found in instruction (rs1, rs2)




-Select mux input 0 (read data 2) -Add values in rs1 and rs2 together in ALU




-Mem? Nothing!



-Write back to memory the sum, using address rd



-PC gets updated!
-No branch




Add Add Sum -Controller: Shift -Branch: 0 left 1 Branch -MemRead: 0 Instruction [6-0] -MemtoReg: 0 -ALUOp: 10 **ALUSrc** Datapath + RegWrite -MemWrite: 0 Instruction [19-15] Controller Read Read -ALUSrc: 0 PC register 1 Read address Instruction [24-20] -RegWrite: 1 register 2 Instruction ALU ALU Address Read [31-0] Read data 2 Instruction [11-7] Write Instruction register memory Write -ALU control: data Registers Data Write Data data memory 0010 Instruction [31-0] Gen Instruction [30,14-12] \*Images were taken from Hennessy Patterson Book [1].

28


-How does a "store" instruction propagate through the datapath/controller? sw rs2, imm(rs1)

October 9, 2022 29


-Grab instruction from instruction memory




-Access register values for operands, using register addresses found in instruction (rs1, rs2) -Generate immediate




-Select mux input 1 (immediate) -Add values in rs1, and immediate together




-Using result of ALU, store value in rs2 into data memory (address of: value in rs1, + imm)



-Write back? -Nope!



-PC gets updated!
-No branch



0010

#### **Ex) Store Instruction?**

Add Add Sum -Controller: Shift -Branch: 0 left 1 Branch -MemRead: 0 Instruction [6-0] -MemtoReg: 0 -ALUOp: 00 **ALUSrc** Datapath + RegWrite -MemWrite: 1 Instruction [19-15] Controller Read Read -ALUSrc: 1 register 1 Read address Instruction [24-20] -RegWrite: 0 register 2 Instruction ALU ALU Address Read [31-0] Read data 2 Instruction [11-7] Write Instruction register memory Write -ALU control: data Registers Data Write Instruction [31-0] Gen Instruction [30,14-12]

\*Images were taken from Hennessy Patterson Book [1].

36

#### Ex) New Instruction?

-If one wanted to implement a "swap" instruction, where two register values switch locations, and one needs to use existing instruction types (such as r-type, i-type, etc), what would need to be changed with the existing hardware?

October 9, 2022 37

#### Ex) New Instruction?


-If one wanted to implement a "swap" instruction, where two register values switch locations, and one needs to use existing instruction types (such as r-

type, i-type, etc), what would need to be changed with the existing

hardware?

#### -Ans:

- -Additional write address
- -Additional write port
- -Additional reg write control port



October 9, 2022 38