

---


# ECE M116C / CS 151B: Week 3

## Section

---

Justin Feng

# Instruction Latency



## Datapath + Controller

\*Images were taken from Hennessy Patterson Book [1].


# Latency, Clock Cycle Example

---

Question: What is the latency for the “beq” instruction?

<b>Mem (I and D) (read)</b>	<b>Reg. File (read)</b>	<b>Reg. File (write)</b>	<b>Mux (any size)</b>	<b>ALU</b>	<b>Gate (any)</b>
300 ps	180 ps	10 ps	20 ps	220 ps	5 ps


<b>Imm Gen</b>	<b>PC (read)</b>	<b>Adder</b>	<b>PC (write)</b>	<b>Mem (D) (write)</b>	<b>Control</b>
40 ps	20 ps	150 ps	20 ps	15 ps	60 ps



## Datapath + Controller

\*Images were taken from Hennessy Patterson Book [1].

BEQ



\*Images were taken from Hennessy Patterson Book [1].

# Performance Metrics

# Iron Law: CPU Time

---

$$\text{CPU Time} = \text{InstructionCount} \times \text{CyclePerInstruction} \times \text{CycleTime}$$



# CPU Time Example 1

---

Question: If the CPU time is 2 seconds, the processor clock speed is 1 GHz, and Cycles Per Instruction is 4, what is the Instruction Count?

$$CPU\ Time = InstructionCount \times CyclePerInstruction \times CycleTime$$

# CPU Time Example 1

---

Question: If the CPU time is 2 seconds, the processor clock speed is 1 GHz, and Cycles Per Instruction is 4, what is the Instruction Count?

$$\text{CPU Time} = \text{InstructionCount} \times \text{CyclePerInstruction} \times \text{CycleTime}$$

$$\text{Answer: } 2 \text{ sec} = \text{InstructionCount} * \left( 4 \frac{\text{cycles}}{\text{instruction}} \right) * \left( \frac{1}{1 \text{ GHz}} * \frac{1 \text{ GHz}}{10^9 \text{ Hz}} \right)$$

$$\text{InstructionCount} = 500 \text{ million instructions}$$

## CPU Time Example 2

---

Question: If the processor clock speed is 1 GHz, and 40% of the instructions take 1 cycle and 60% of the instructions take 2 cycles, and the instruction count is 500 million instructions, what is the CPU time?

$$CPU\ Time = InstructionCount \times CyclePerInstruction \times CycleTime$$

## CPU Time Example 2

---

Question: If the processor clock speed is 1 GHz, and 40% of the instructions take 1 cycle and 60% of the instructions take 2 cycles, and the instruction count is 500 million instructions, what is the CPU time?

$$\text{CPU Time} = \text{InstructionCount} \times \text{CyclePerInstruction} \times \text{CycleTime}$$

$$\text{Answer: } (500 \text{ mil} * \frac{10^6}{1 \text{ mil}}) * (0.4 * 1 + 0.6 * 2) \text{ cycles} * (\frac{1}{1 \text{ GHz}} * \frac{1 \text{ GHz}}{10^9 \text{ Hz}})$$

0.8 seconds

# Project 1: Single Cycle CPU

# Pipelining

# Thought Experiment



# Approach 1:


Time






# Approach 2:


Time




.....and more.....

October 15, 2022





Program  
execution  
order  
(in instructions)



# What is between stages?

## -Flip Flop



-Value out (Q) updates on next clock cycle

-Note: for this course, doesn't matter actual implementation. As long as we are synchronizing data between stages

-Values that go into Flip Flop?

-Data

-Control signals



# Half Cycle?

-Data stored in register file in the writeback stage of one instruction will be ready in time for the decode stage of another instruction

