

**Homework 4**

Fall 2022

**Deadline:** Saturday, Nov. 12, 11:55 PM

(Upload it to Gradescope.)

Q1. Assume that we have a 2-way set associative cache. Assume that the addresses are 10 bits. Assume that the SA cache has 2 rows/sets (and 2 ways/lines per set). Assume that each cache block is 8 bytes, and each way/line is 32 bytes.

Answer the following questions:

- a. What is the size of C, B, and S?

$$\text{Blocks per way(or Line)} = 32/8 = 4$$

$$\text{2 Ways(or Lines) per Set and 2 Sets in the Cache} = 4*2*2 = 16$$

$$C = \text{Log(Blocks per Cache)} = \log 16 = 4$$

$$B = \text{Log(Blocks per Line)} = \log 4 = 2$$

$$S = \text{Log(Lines per Set)} = \log 2 = 1$$

- b. What is the cache's block offset, index, and tag size?

$$\text{Block per CacheLine/Way} = 32/8 = 4$$

$$\text{So offset} = 2 \text{ bits.}$$

$$\text{2 sets so Index bits} = 1$$

$$\text{Tag} = 10 - 2 - 1 = 7 \text{ bits.}$$

- c. Complete the following table for the cache. Assume that the cache is filled already except for two lines. Use LRU replacement policy where (1) means the most recently used.

| HEX_addr | 10-bit Binary | tag in hex | index | offset |
|----------|---------------|------------|-------|--------|
| 111      | 0100010001    | 22         | 0     | 01     |
| 135      | 0100110101    | 26         | 1     | 01     |
| 304      | 1100000100    | 60         | 1     | 00     |
| 305      | 1100000101    | 60         | 1     | 01     |
| 110      | 0100010000    | 22         | 0     | 00     |

| SA<br><b>LRU</b> | Addresses and tags are shown in HEX.<br>Compute the tag for each Way (W0, W1, ...). |        |        |        |          |
|------------------|---|--------|--------|--------|----------|
|                  | Set 0   |        | Set 1  |        |          |
| Address          | W0  | W1     | W0     | W1     | Hit/Miss |
| 110              | 00 (0)  | 22 (1) | 00 (0) | 00 (1) | M        |
| 136              | 00 (0)  | 22 (1) | 26 (1) | 00 (0) | M        |
| 121              | 24 (1)  | 22 (0) | 26 (1) | 00 (0) | M        |
| 305              | 24 (1)  | 22 (0) | 26 (0) | 60 (1) | M        |
| 111              | 24(0)   | 22(1)  | 26(0)  | 60(1)  | H        |
| 135              | 24(0)   | 22(1)  | 26(1)  | 60(0)  | H        |
| 304              | 24(0)   | 22(1)  | 26(0)  | 60(1)  | H        |
| 305              | 24(0)   | 22(1)  | 26(0)  | 60(1)  | H        |
| 110              | 24(0)   | 22(1)  | 26(0)  | 60(1)  | H        |

Q2. For any of the techniques below, comment on each column. For each cell put *Increase* (I), *Decrease* (D), or *Unchanged* (U).

|   | Hit Time | Miss Rate | Miss Penalty | Compulsory Miss | Conflict Miss | Capacity Miss |
|---|----------|-----------|--------------|-----------------|---------------|---------------|
| <b>Prefetching<sup>1</sup></b>  | <b>U</b> | <b>D</b>  | <b>U</b>     | <b>D</b>        | <b>U</b>      | <b>U</b>      |
| <b>Double the associativity (capacity and line size constant)<sup>2</sup></b> | <b>I</b> | <b>D</b>  | <b>U</b>     | <b>U</b>        | <b>D</b>      | <b>U</b>      |
| <b>Bigger block size<sup>3</sup></b>  | <b>I</b> | <b>D</b>  | <b>I</b>     | <b>U</b>        | <b>D</b>      | <b>D</b>      |

|                                |   |   |   |   |   |   |
|--------------------------------|---|---|---|---|---|---|
| More cache levels <sup>4</sup> | U | U | D | U | U | U |
| Victim cache <sup>5</sup>      | I | D | U | U | D | U |

#### Notes:

<sup>1</sup> Prefetching will speculatively fetch data in cache before core requests it, and therefore it can help with Compulsory misses, leading to reducing miss rate.

<sup>2</sup> Having more ways in a set helps decreasing conflict miss. Hit time will increase, if the cache does not have a parallel way lookup.

<sup>3</sup> Assuming that a bigger block size increases the size of the cache. Otherwise, unchanged.

<sup>4</sup> Assuming we are talking about hit time of only L1 cache, having an L2 cache will help decreasing Miss Penalty

<sup>5</sup> High traffic Set's existing data will be evicted to Victim caches (rather than main memory or Lower level caches), therefore decreasing the Miss rate and conflict misses.