
# ECE M116C / CS 151B: Week 8 Section

#### **Static Partitioning: Shared Memory**

#### -Ensure that independent programs can't affect each other

- -Protection: check the bounds of the programs
- -Location-independence: use a pointer, as program could be moved in

memory



November 26, 2022

2

#### **Dynamic Partitioning: Shared Memory**

-Enable addition of new program, changing of a program's memory space




-A program consists of many pages, scattered in memory


-How to keep track of page location: use a page table

-Results in a virtual address, which maps to a physical address

0
1
2
3


0	р0
1	p1
2	p2
3	p3












2<sup>n</sup>: virtual address size

2m: physical address size

2º: page size



virtual address


m−1 p p−1 page offset


0

physical address

- -Virtual address size: 32 bits (results in 4 GB of memory -> 2<sup>32</sup>)
- -Physical address size: 28 bits (results in 256 MB of memory -> 2<sup>28</sup>)
- -Page offset: 12 bits (results in 4 kB of memory per page -> 2<sup>12</sup>)
- -# of virtual pages?
- -# of physical pages?

- -Virtual address size: 32 bits (results in 4 GB of memory -> 2<sup>32</sup>)
- -Physical address size: 28 bits (results in 256 MB of memory -> 2<sup>28</sup>)
- -Page offset: 12 bits (results in 4 kB of memory per page -> 2<sup>12</sup>)
- -# of virtual pages? 2^32 / 2^12 = 2^20 pages
- -# of physical pages? 2^28 / 2^12 = 2^16 pages






8

#### **Hierarchical Page Table**


-Virtual addresses are sparse, thus, can make page table storage compact by leveraging this sparsity!

-lssue: more memory accesses



#### **Translation Lookaside Buffer**

- -Each access now has multiple memory accesses (one per each level of the hierarchical page table).
- -Use <u>translation lookaside buffer</u> to speed up memory accesses by caching past page table entries
  - -If have computed translation in buffer, directly grab data from physical
  - memory
  - -Else, need to walk the page table



10

November 26, 2022 PA (to cache)

EX) 4 GB Virtual Address Space. 4 kB Page Size. Page Table Entry Size of 4 B (aka 32 bits).

- -Number of Virtual Pages?
- -Size of a Flat Page Table?
- -Size of a 2 Level Page Table, 10 bits for First Level?

EX) 4 GB Virtual Address Space. 4 kB Page Size. Page Table Entry Size of 4 B (aka 32 bits).

-Number of Virtual Pages?

-> # Virtual Pages = 
$$\frac{Virtual\ Address\ Space}{Page\ Size} = \frac{4\ GB}{4\ kB}$$
 ->  $\frac{2^{32}}{2^{12}} = 2^{20}$ 

- -Size of a Flat Page Table
- -Size of a 2 Level Page Table, 10 bits for First Level?

EX) 4 GB Virtual Address Space. 4 kB Page Size. Page Table Entry Size of 4 B (aka 32 bits).

-Number of Virtual Pages?

-> # Virtual Pages = 
$$\frac{Virtual\ Address\ Space}{Page\ Size} = \frac{4\ GB}{4\ kB}$$
 ->  $\frac{2^{32}}{2^{12}} = 2^{20}$ 

-Size of a Flat Page Table?

-> Page Table Size = # Virtual Pages x Entry Size = 2<sup>20</sup> x 4 B = ~4 MB

-Size of a 2 Level Page Table, 10 bits for First Level?

EX) 4 GB Virtual Address Space. 4 kB Page Size. Page Table Entry Size of 4 B (aka 32 bits).


- -Size of a 2 Level Page Table, 10 bits for First Level?
- -> First Level Table Size: # Pages x Entry Size = 210 x 4 B = ~4 kB
- -> Second Level Table Size: 2<sup>VPN Width 1st Level Width Offset Bits</sup> x Entry Size
  = 2<sup>32-10-12</sup> x 4 B = ~4 kB
- -> Total Size: First Level Size + Second Level Size x (1st Level number of entries)
  - $= 4 kB + 4 kB \times 2^{10} = ~4 MB$
  - -Note that Virtual Memory is sparse! So size of second level will be less than appears



## DRAM vs Disk

#### DRAM vs Disk

- -DRAM is to cache as Disk is to DRAM
- -Keep most frequently used bytes in DRAM
- -Page Fault: when page is not in DRAM
- -<u>Demand Paging</u>: how to know when to bring in pages, evict pages
   -taken care of by OS






## **VIPT Cache**


#### **VIPT**

- -VIPT: Virtually Indexed, Physically Tagged Cache
- -Goal: access TLB and L1 cache in parallel (can't access L1 first because of aliasing)
- -If we can confirm the PPN = Tag, then we can access the data in the L1 cache
- -Hit time: time to access L1 cache
- -Limitation: cache is small





#### 1/0



20

#### 1/0

- -Computer System may have several different kinds of I/O's connected
- -Need to read/write to these I/O's
  - -Write to registers specific to these I/O's, using a channel (pin)
- -Each I/O has a portion of memory assigned to it
  - -Protocol: <u>DMA</u> (direct memory access)
    - -Allows I/O to access memory without help of CPU
    - -Use interrupts or polling to synchronize

#### Interrupts vs Polling

- -Interrupt: asynchronous unplanned context switch
  - -External event
  - -Causes interrupt exception to occur, which causes CPU to experience a trap
    - -Trap: transfer of control to a handler -> jump to a side routine
  - -I/O's cause interrupts. Different interrupts have different priorities (affects when to trap)
- -Polling: synchronous planned context switch




# Multicore

Interconnect)

-Easier sharing (unified cache)

#### **Shared vs Private Caches**

#### Shared CORE 0 CORE 1 CORE 2 CORE 3 -Worse Hit Time -Cache Friendly App: Lower Miss Interconnect Rate (utilizing cache better) -App that needs Cache a lot of memory: higher miss rate (will evict other app's data) Memory System -Slightly less miss time (doesn't need to go through



**Private** 

#### **Hybrid System (Best of both worlds)**

