

COL 215 ASSIGNMENT I

Name- Aniket Gupta


Entry No.- 2019CS10327

Problem-2


My Entry No.- 2019CS10327

$\Rightarrow M = 20190327$

$\Rightarrow S = \{0, 1, 2, 3, 7, 9\}$



Representation of a binary to seven segment converter



A Representation of the digital board on which the digits will appear. Output 1 from any output terminal makes the corresponding segment lighten up.

The table showing the different inputs and the corresponding required outputs ~~are~~ is as follow:

		← INPUTS →				← OUTPUTS →						
Dec	Binary	b_3	b_2	b_1	b_0	A	B	C	D	E	F	G
0	0000	0	0	0	0	1	1	1	1	1	1	0
1	0001	0	0	0	1	0	1	1	0	0	0	0
2	0010	0	0	1	0	1	1	0	1	1	0	1
3	0011	0	0	1	1	1	1	1	1	0	0	1
4	0100	0	1	0	0	0	1	1	0	0	1	1
5	0101	0	1	0	1	1	0	1	1	0	1	1
6	0110	0	1	1	0	1	0	1	1	1	1	1
7	0111	0	1	1	1	1	1	1	0	0	0	0
8	1000	1	0	0	0	1	1	1	1	1	1	1
9	1001	1	0	0	1	1	1	1	1	0	1	1

For the first design, ~~we~~ (i.e., 7 separate circuits, each with 4 inputs and one ~~in~~ output), we will draw the truth table corresponding to the seven segments separately, and then find a simplified^{ie} logical expression for each segment using Karnaugh Map.

Circuit for segment-A

	b_3	b_2	b_1	b_0	y
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	-
5	0	1	0	1	-
6	0	1	1	0	-
7	0	1	1	1	1
8	1	0	0	0	-
9	1	0	0	1	1

b_1, b_0


	00	01	11	10
00	1 ₀	0 ₁	1 ₃	1 ₂
01	- ₄	- ₅	1 ₇	- ₆
11	- ₁₂	- ₁₃	- ₁₅	- ₁₄
10	- ₈	1 ₉	- ₁₁	- ₁₀

b_3, b_2

From the Karnaugh Map, the logical expression for the segment A is

$$y = (b_1 \cdot b_3') + (b_1 \cdot b_3) + (b_1' \cdot b_0')$$

The logical circuit for segment-A is can be drawn as follow



Cost function =

Circuit for segment B

	b_3	b_2	b_1	b_0	y
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	-
5	0	1	0	1	-
6	0	1	1	0	-
7	0	1	1	1	1
8	1	0	0	0	-
9	1	0	0	1	1

b_1, b_0

	00	01	11	10
00	1 ₀	1 ₁	1 ₃	1 ₂
$b_3 b_2$ 01	- ₄	- ₅	1 ₇	- ₆
11	- ₁₂	- ₁₃	- ₁₅	- ₁₄
10	- ₈	1 ₉	- ₁₁	- ₁₀

From the Karnaugh Map


$$\boxed{y = 1}$$

which means, the output should always be 1.

It can be shown in many ways.
 One way to show $y = 1$ is

$$y = b_0 + b_0'$$

logic circuit



Circuit for segment C


	b_3	b_2	b_1	b_0	y
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	0
3	0	0	1	1	1
4	0	1	0	0	-
5	0	1	0	1	-
6	0	1	1	0	-
7	0	1	1	1	1
8	1	0	0	0	-
9	1	0	0	1	1

		b_1, b_0			
		00	01	11	10
b_3, b_2	00	1 ₀	1 ₁	1 ₂	0 ₃
	01	- ₄	- ₅	1 ₆	- ₇
	11	- ₁₂	- ₁₃	- ₁₅	- ₁₄
	10	- ₈	1 ₉	- ₁₁	- ₁₀

Karnaugh Map for segment C gives.

$$y = (b_0 \cdot b_3) + b_1$$

The logic circuit for segment C.



Circuit for segment D

	b_3	b_2	b_1	b_0	y
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	-
5	0	1	0	1	-
6	0	1	1	0	-
7	0	1	1	1	0
8	1	0	0	0	-
9	1	0	0	1	1


b_3b_2

	00	01	11	10
00	1	0	1	1
01	-	-	0	-
11	-	-	-	-
10	-	1	-	-

Karnaugh Map for segment D
gives

$$y = (b_3' \cdot b_0') + (b_1 \cdot b_2') + b_3$$

logic circuit for segment D



Circuit for segment E

	b_3	b_2	b_1	b_0	y
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	-
5	0	1	0	1	-
6	0	1	1	0	-
7	0	1	1	1	0
8	1	0	0	0	-
9	1	0	0	1	0

		$b_1 b_0$			
		00	01	11	10
$b_3 b_2$	00	1	0	0	1
	01	-	-	0	-
	11	-	-	-	-
	10	-	0	-	-

From the Karnaugh table, the expression for segment E is

$$y = b_0'$$

logic circuit for segment E



Circuit for segment F


	b_3	b_2	b_1	b_0	y
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	-
5	0	1	0	1	-
6	0	1	1	0	-
7	0	1	1	1	0
8	1	0	0	0	-
9	1	0	0	1	1

	$b_1 b_0$			
	00	01	11	10
$b_3 b_2$	00 1	01 0	11 0	10 0
01 -	4	5	0	7
11 -	12	13	15	14
10 -	8	9	11	10

The Karnaugh map gives

$$y = b_1' \cdot b_0' + b_3$$

Logic circuit for segment F



Circuit for segment G


	b_3	b_2	b_1	b_0	y
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	-
5	0	1	0	1	-
6	0	1	1	0	-
7	0	1	1	1	0
8	1	0	0	0	-
9	1	0	0	1	1

		$b_1 b_0$			
		00	01	11	10
$b_3 b_2$	00	0	0	1	1
	01	-	-	0	-
	11	-	-	-	-
	10	-	1	-	-

The Karnaugh Map gives

$$y = (b_1 \cdot b_2) + b_3$$

Thus, the logic circuit for segment G is



Design 2 with sharing of gates

In this, we will use the expressions derived in the separate circuit case. The terms which have occurred multiple times will be replaced by their single use. Note, term $b_1 \cdot b_2'$ has occurred in both segments D and G. Similarly, $b_1' \cdot b_3'$ occurs both in segments A and F. Such parts can be shared in a combined circuit.

