
Name- Aniket Gupta


Entry No. - 2019 CS 10327

Problem-2

My Entry No. - 2019CS10327 $\Rightarrow M = 20190327$ $\Rightarrow S = \{0,1,2,3,7,9\}$



Representation of a binary to seven segment convertor



A Representation of the digital board on which the digits will appear. Output 1 from any output makes the corresponding segment lighten up.

The table showing the different inputs and the corresponding required outputs are o is as follow:

		14	INPU	13-	->	k-		OUT	PUT	- 1	~~~	
Dec	Binary	bs	b,	b1	b.	A	8	C	D	E	F	G
0	0000	0	0	0	0	1	1	1	1	1	1	0
1	0001	0	0	0	1	0	1	1	0	0	0	0
2	0010	0	0	1	0	1	1	0	1	1	0	1
3	0011	0	0	1	1	1	1	1	1	0	0	1
4	0100	6	1	0	0	0	1	1	0	0	1	1
5	0101	0	1	0	t	1	0	1	1	0	1	1
6	0110	0	1	1	0	1	D	1	1	ı	ı	1
7	0111	0	1	1	1	1	1	1	0	0	O	D
8	1000	1	0	0	0	l	1	1	4	4	1	1
9	1001	1	D	0	1	1	1	L	T	0	1	13

For the first design we (i.e., 7 separate circuits, each with 4 inputs and one is output), we will draw the truth table corresponding to the seven segments separately, and the find a simplified logical expression for each segment using Karnaugh Map.

Circuit for segment-A

		-	-	-	-
	b ₃	b2	b	b.	8
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	o	1
3	0	0	1	ı	1
4	0	1	0	0	-
5	a	1	0	1	-
6	0	1	1	0	-
7	0	1	1	1	1
8	1	0	0	O	-
9	1	0	0	1	1

	b, b.					
		00	01	11	10	
	00	1	0,	13	1	
b3b2	61	- 4	-5	1 7	-6	
-301	11	12	-	- 15	- 14	
	10	F8	19	-	- 10	

From the Kernough Map, the logical expression for the segment A is $y = (b_1 \cdot b_3) + (b_1 \cdot b_3) + (b_1 \cdot b_6)$

The logical circuit for segment-A is can be drawn by as follow by

Cost function =

Circuit for Segment B


,				1	
	p³	bz	b,	b.	x
0	0	0	0	0	1
1	0	D	О	1	1
2	0	0	ı	O	1
3	0	0	1	ı	1
4	b	ı	0	D	-
5	0	١	O	1	-
6	0	(1	O	-
7	0	ı	1	1	1
8	1	0	0	T	-
9	1	0	0	1	1

	p'p°							
	00 01 011 10							
06	10	1	13	1 2				
p3p201	4	_ <	1 7	-				
11	12	- 13	15	-14				
10	-	19	-	10				

From the Kernough Map

which means, the output should always be 1.

It can be shown in many ways. I one way to show y=1if $y=b_0+b_0$ logic circuit




Circuit for segment C

					-
	P3	bz	b.	bo	y
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	D	0
3	0	0	1	1	1
4	0	1	0	D	1
5	0	ı	0	1	1
6	6	1	1	0	-
7	0	1	1	1	t
8	1	0	b	0	-
9	1	0	0	1	1

		00	0,60	11	10
	00	71	1	7	0.
b_3b_1	01	- 4	-	1	-
	11	- 12	- 13	- 10	- 14
	10	1.	1	-	-10

Kernaugh Map for segment c gives. $y = (b_0 \cdot b_3') + b_1'$

The logic circuit for segment c




Circuit for segment D

	bs	be	b,	Ъ	y
0	0	0	0	D	1
1	0	0	0	1	0
2	0	0	1	O	1
3	0	0	1	1	1
4	0	1	0	O	-
2	0	1	0	1	-
6	0	1	ı	0	-
7	0	1	ı	1	0
8	1 0	0	0	D	1
9	1	v	0	1	1

			b,b,		
		00	01	11	10
	00	1	0	1	1
b3b2	01	-)	- 5	0.	-
301	11	12.	- 13	- 10	-)
	10	L	1	=,	7

Kernaugh Map for segment'D gives $y = B(b_3' \cdot b_0') + (b_1 \cdot b_2') + b_3$

logic circuit for regment D




	P	Pr	Ъ,	b.	y
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	6	0	1	1	0
4	0	1	0	0	-
5	0	ι	0	1	-
6	0	1	ı	0	I
7	0	1	1	1	0
8	1	0	0	O	_
9	6	0	0	1	0

		6,6.					
		00	01	91	16		
	00	1	0	0,	1 2		
h 1	01	-	1	0	-		
b3b2	(1	- 12	- 13	10	- 14		
	10	-/8	0	- 11	-		


From the Kernaugh table, the expression for segment E is $y = b_0$

logic circuit for segment E

	b ₃	bi	6,	b.	X
0	0	D	b	0	1
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	O	1	0	0	-
5	b	1	0	1	-
6	0	1	1	0	-
7	0	1	1	1	0
8	1	O	0	D	-
9	1	0	0	1	1



The kernaugh map gives $y = b? \cdot b.' + b_3$




Circuit for segment 9

	b ₃	bi	b,	b.	y
0	0	0		0	0
1	D	0	0	1	0
2	0	0	1	O	1
3	0	0	ı	1	1
4	0	10	0	0	-
5	0	t	D	1	1
6	0	1	1	ь	-
7	ь	1	1	1	0
8	10	6	6	0	-
9	1	ь	0	1	1

		1	Dib.		
		00	10	11	10
	00	0 .	0,	1,	1
b3b2	01	-4	-5	0	-6
	11	1-12	- 13	15	-
	10	-	10	-	

The kernaugh Map gives
$$y = (b_1 \cdot b_2^2) + b_3$$

Thus, the logic circuit for segment G is



Design 2 with sharing of gates

In this, we will use the expressions derived in the separate circuit case. The terms which have occured multiple times will be replaced by their single use. Note, term bibi has occured to both in segments D and G. Similarly, bib' occurs both in segments A and F. Such parts can be shared in a combined circuit.

