ICCSP_16_paper_602.pdf

By Nagarajan Velmurugan

Design of Reversible Ternary Adder/Subtractor and Encoder/Priority Encoder Circuits

Kaustav Ghosh

Md. Misbahul Haque Computer Science and Engineering

18 Sanjay Chakraborty Computer Science and Engineering

Computer Science and Engineering Kolkata, India

Institute of Engineering & Management Institute of Engineering & Management Institute of Engineering & Management Kolkata, India

Kolkata, India

Email: ghoshkaustav93@gmail.com

Email:misbah.haque2542@gmail.com

Email: schakraborty770@gmail.com

Abstract— Ternary quantum logic plays a very important role for building high speed and efficient futuristic computers. It has several advantage over classical computing and binary quantum circuits. In this paper, the realization of basic ternary circuits for adder/subtractor, encoder and priority encoder are 2-posed and designed. These circuits are very essential for the construction of various computational units of quantum computers and other complex computational systems. Design of reversible circuits can be improved by reducing the quantum circuit cost. This paper uses some elementary components and typical ternary gates (generalized ternary gate, M-S gate etc.) to perform arithmetic addition, subtraction and encoding operations. Finally, it evaluates the optimum cost for each circuit.

Keywords- Quantum Circuit, Reversible logic, Qutrits, Ternary Adder, Subtractor, Quantum cost, Ternary Priority Encoder.



INTRODUCTION

Nowadays, power dissipation is one of the burning issues while measuring the performance of an integrated circuit. From Landauer"s statement, each bit of information lost kTln2 joules of energ 5 during logic computations (where k is the Boltzmann"s constant and T is the operating temperature) [11]. It gives a major impact on various technologies like VLSI, Embedded systems. However, the use of reversible/quantum logic circuit helps to reduce the temp 21 ure and evacuating the radiated heat. In reversible gate the number of inputs is equal to 2 he number of outputs and no fan-out is permitted. Many important designs based on ternary reversible logic are needed for building various circuits of quantum computers. But till now, ternary adde ubtractor and encoder circuit designs are not proposed. In this paper, the realization of quantum reversible ternary adder/subtra 2 or, encoder and priority encoder circuits are proposed. Furthermore, we presented the result of our designs in terms of gate count, constant inputs, and total quantum cost. Some important reversible logic with ternary gates (necessary for the proposed work) are describe below.

A. The Qubit

The basic unit of information in quantum computing is called the qubit, which is short for quantum bit. Like a bit, a qubit can also be in or 4 f two states. In the case of a qubit, we label these two states by |0>and |1>. In quantum theory an object enclosed using the no 4 on | _ can be called a state, a vector, or a ket. While a bit in ar 6 dinary computer can be in the state 0 or in the state 1, a qubit can exist in the state |0> or the state |1>, but it can also exist in a superposition state i.e. a state that is a linear combination of the states |0> and |1>. If we label this state $|\psi\rangle$, a superposition state is written as $|\psi\rangle = \alpha|0\rangle + \beta|1\rangle$ Here α , β are complex numbers of the form z = x + iy [1].

B. Ternary Quantum Logic

Ternary quantum logic is a qutrit based logic where more than two quantum basis states are introduced, for instance {|0>, |1>, |2>}. It is simply based on 3 qudit ternary logic circuitry. A ternary logic circuit can be made by the help of several ternary (qutrit) logic gates, like ba 90 permutative gates[2], ternary Feynman gate[2], Muthukrishna 5 troud (M-S) gate[2], ternary Toffoli gate[2] etc. Ternary Quantum Logic is the simplest introduction of multi-valued logic which is also referred to as 3VL . To define ternary logic, let T = {0, 1, 2}. A ternary reversible logic circuit with n inputs and n outputs is also called an n-qudit ternary reversible gate can operate on ternary values. In Ternary quantum logic, the Galois-field algebraic structure will be the fundamental for constructing a unified approach to multiple-valued quantum logic.

B. Ternary Galois Field (GF3) Operations with M-S G. 11

It consists of the set of elements T= {0, 1, 2} and two basic binary operations - addition (denoted by +) and multiplication (denoted by · or absence of any operator).

Tables 1 and 2: Ternary Galois Field (GF3) operations

+	0	1	2
0	0	1	2
1	1	2	0
2	2	0	1

	0	1	2
0	0	0	0
1	0	1	2
2	0	2	1

From this a 10 pt of GF3 logic, one famous gate is introduced (Muthukrishnan-Stroud or M-S gate) [2] as follows,




Fig. 1 Graphical representation of Muthukrishnan-Stroud (M-S) Gate

The quantum cost of a reversible gate is calculated by evaluating the number of 25 nitive gates used to model that reversible gate [12]. The cost of each M-S Gate is 1[2]

B.2 Permutative Gates

Any transformation of the qudit state represented by a 3×3 unita matrix specifies a valid 1-qudit ternary quantum gate. Transforms Z(+1) and Z(+2) shift the qudit states by 1 and 2, respectively. Transform Z(12) permutes the qudit states 1 and 2, Z(01) permutes the qudit states 0 and 1, and Z(02) permutes the qudit states 0 and 2 without affecting the other qudit state. The input-output relationships of these 1-qudit gates are 3 own in truth table form. The ternary reversible 1-qudit gates are elementary gates and quantum technology. 1-qudit ternary unitary permutative transforms [2] are shown below.

$$\begin{array}{lll}
3 \\
Z(+1) &= \begin{pmatrix} 0 & 0 & 1 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{pmatrix} & Z(+2) &= \begin{pmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \\ 1 & 0 & 0 \end{pmatrix} \\
Z(12) &= \begin{pmatrix} 1 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \end{pmatrix} & Z(01) &= \begin{pmatrix} 0 & 1 & 0 \\ 1 & 0 & 0 \\ 0 & 0 & 1 \end{pmatrix} \\
Z(02) &= \begin{pmatrix} 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \end{pmatrix}$$

Table 3: Truth table of 1-qudit ternary reversible gates

Input			Output		
	+1	+2	12	01	02
0	1	2	0	1	2
1	2	0	2	0	1
2	0	1	1	2	0

The cost of each Permutative Gate is 1.

12 Ternary Toffoli Gate

The ternary 3-qutrit Toffoli gate in the universal ternary quantum get set is shown [2].




Fig. 2 Graphical representation of Ternary Toffoli- Gate

The cost of each Toffoli Gate is 5[2].

14 Ternary Shift operations.

Six 1×1 ternary Shift gates are proposed in [10]. Operations and symbols of these gates are shown in Fig. 1, where the addition and multiplication are over Galois Field 3 (GF3).

Gate Name 7	Gate Symbol and Operation(Addition and Multiplication are over GF3)
Buffer	xx
Single-Shift	xx'=x+1
Dual-Shift	xx"=x+2
Self-Shift	xx'''=2x
Self-Single- Shift	x — # x#=2x+1
Self-Dual- Shift	x^_x^=2x+2

Fig. 3 Ternary Shift operations

15 Generalized Ternary Gate

The Generalized Ternary gate (GTG) is described in [9] as shown in Fig. 4. Here, input A is the controlling input and input B is the controlled input. The output P is equal to the input A. The controlling input A controls a conceptual ternary multiplexer (a conditional gate) that can be realized using quantum technology such as ion traps. If A = 0, then the output Q is the x shift of the input B. Similarly, if A = 1, then the output Q is the y shift of the input B and if A = 2, then the output Q is the z shift of the input B. Here shift means all ternary shift operations including the 1uffer which is nothing but a simple quantum wire. Depending on the six possible Shift gates for each of the three positions of x, y, and z, there are 63= 216 possible GTGs. As the Conditional gate and the Shift gates are realizable in quantum technology, the GTGs are truly realizable ternary quantum gates. The cost of each GTG is 5[11].




Fig. 4 Generalized Ternary Gate

II. LITERATURE SURVEY

In the paper named "Design of Reversib 32 uantum Ternary Multiplexer and Demultiplexer" by Mozammel H. A. Khan, the realization and design of ternary sible 2×9 decoder, 9×1 multiplexer and 1×9 demultiplexer using the macro-level gates 3 ve been shown. In this paper, a very low-cost (=57) 2×9 ternary reversible decoder with active-2 outputs has b 3 realized. Also the use of the decoder outputs in the 9×1 ternary reversible multiplexer and the 1×9 reversible demultiplexer circuits makes those circuits easier to realize though increasing their costs(=102). [2]

In the paper named New Reversible/Quantum Ternary Comparator" by Reza Pan Zadeh and Majid Haghparast, the design of an n-qutrit ternary con partor has been demonstrated. In this paper, the use of 1-qutrit permutation gates, 3-qutrit Toffoli gates, M-S gates and lower-quantum-cost full adders makes the comparator circuit much easier to realize than the classical comparator circuit. [3]

In the paper "M.15 Valued Logic Gates for Quantum Computation" by Ashok Muthukrishnan and C. R. Stroud, Jr, he authors have developed a new approach for multi-level quantum system by decomposing any arbitrary unitary operations of 15 vels(d>2) into logic gates of two systems by which the number of ions required for computation is reduced by a factor log₂d. In this paper, the authors have efficiently reduced the complexity of the multi valued simulation by a factor of log₂d. But the use of non-logarithmic scaling brings inefficiency in the construction part. A lot of elementary gates are required which makes the circuit a little complex. [4]

In the paper "Logic Synthesis 14 Ternary Quantum Circuits with Minimal Qut 14 by Xiaoyu Li, Guowu Yang, Desheng Zheng, a universal approach of synthesizing arbitrary ternary to quantum computation 8 ng truth table technology is developed by relating the classical logic circuit and quant 8 logic circuit. The authors provide an algorithm 8 Swap Gate, NOT gate and Toffoli gates and showed that the numbers of qutrits used are 8 nimal. In this paper, the authors have developed a universal method for syn 8 sizing ternary logic gates by combining the logic of classical and quantum logic circuits and have used a very good approach for the description of their ideology, a well-defined proof and mathematic relation for every equation. They provide a lot of tables which makes the understanding quite better. At every step they have related the quantum logic with the classical one and have made a smooth transformation from classical world to the quantum world. [5]

In the paper named "5 alisation of Online Ternary Testable Circuit" by Naushin Nower, Ahsan Raja Chowdhury, an idea of testing the ternary network 29 cal time is demonstrated using the reversible gates. In this paper, , the authors have developed a new ideology of testing ternary network in real time by implementing a Ternary Testable Block(TB₃) using reversible gates and applying some GF₃ operations on each testable minterm such that if every block is correctly designed then final testable block will produce output 1.[6]

In the paper named "Quantum phases of qutrit" by Andrei B. Klimov , Luis L. S'anchez-Soto, Hubert de Guise and Gunnar Bjork , qutrits are represented geometrically in a space and all the formulas of complex number space diagram are developed for qutrits. In this paper, the authors have represented qutrits as an analogy to complex number vector representing in space diagram. They have developed a representation of qutrits in a Poincare Sphere later developed fundamental properties of unit vector using seven dimensional unit sphere. The 13 hors performed all the basic phase operations and Positive Operator Measures for the Qutrit 13 ses taking continuous values in 2π interval giving a description of qutrit phases in terms of a proper polar decomposition of its amplitudes [7]

In the paper named "A Revel 27: Ternary Adder for Quantum Computation" by Takahiko Satoh, Shota Nagayama, Rodney Van Meter, a reversible ternary carryripple adder is designed using 3n + 1 qutrits for adding two n-bits trits. In this paper, the authors have developed a method of adding two ternary qutrit developing the idea of addition of binary qubits. The authors have developed a circuit taking A and B as Input and giving A and A+B as output. Authors developed separate circuits for Sum and Carry. The depth and Total complexity of both the circuit is O(n).[8]

III. PROPOSED WORK

2 Ternary Half Adder

20

The truth table of the ternary half adder function is shown in Table 4. The realization of the ternary half adder circuit is shown in Fig. 5. The circuit is realized based on cascade of Generalized Ternary Gates by using suitable combinations of ternary shift operations. The cost of this realization is 20 since 4 GTGs are used and the cost of each GTG is 5[11].

Table 4: Truth table of ternary half adder

AB	CoutS
00	00
01	01
02	02
10	01
11	02
12	10
20	02
21	10
22	11




Fig. 5 Realization of ternary half adder

2 Ternary Full Adder

The truth table of the ternary full adder function is shown in Table 5. The realization of the ternary full adder circuit is shown in Fig. 6. The circuit is realized based on cascade of Generalized Ternary Gates by using suitable combinations of ternary shift operations. The cost of this realization is 50 since 10 GTGs are used and the cost of each GTG is 5[11].

Table 5: Truth table of ternary full adder

000 001 002 010 011 012 020	00 01 02 01 02 10 02 10
002 010 011 012	02 01 02 10 02 10 11
010 011 012	01 02 10 02 10
011 012	02 10 02 10
012	10 02 10 11
	02 10 11
020	10 11
	11
021	
022	
100	01
101	02
102	10
110	02
111	10
112	11
120	10
121	11
122	12
200	02
201	10
202	11
210	10
211	11
212	12
220	11
221	12
222	20




Fig. 6 Realization of ternary full adder

2 Ternary Half Subtractor

The truth table of the Ternary Half Subtractor function is shown in Table 6. The realization of the Ternary Half Subtractor is shown in Fig. 7. The circuit is realized based on cascade of Generalized Ternary Gates by using suitable combinations of ternary shift operations. The cost of this realization is 20 since 4 GTGs are used and the cost of each GTG is 5[11].

Table 6: Truth Table of ternary half subtractor

A	В	Diff	Bout
0	0	0	0
0	1	1	1
0	2	2	2
1	0	1	0
1	1	0	0
1	2	1	1
2	0	2	0
2	1	1	0
2	2	0	0




Fig 7: Realization of ternary half Subtractor

D. Ternary Full Subtractor

2he truth table of the Ternary Full Subtractor is shown in Table 7. The realization of the Ternary Full Subtractor is shown in Fig. 8. The circuit is realized based on cascade of Generalized Ternary Gates by using suitable combinations of ternary shift operations. The cost of this realization is 35 since 7 GTGs are used and the cost of each GTG is 5[11].

Table 7: Truth Table of ternary full subtractor

16				
Α	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	0	2	2	2
0	1	0	1	1
0	1	1	0	1
0	1	2	1	2 2 2 2
0	2	0	2	2
0	2	1	1	2
0	2	2	0	2
1	0	0	1	0
1	0	1	0	0
1	0	2	1	1
1	1	0	0	0
1	1	1	1	1
1	1	2	2	2
1	2 2 2	0	1	1
1	2	1	0	1
1		2	1	1
2	0	0	2	0
2	0	1	1	0
2	0	2	0	0
2	1	0	1	0
2	1	1	0	0
2	1	2	1	1
2 2 2 2 2 2 2 2 2	2	0	0	0
2	2	1	1	1
2	2	2	2	2




Fig 8: Realization of ternary full Subtractor

E. 2 Ternary Reversible Encoder

The truth table of the 9×2 Ternary Reversible Encoder function is shown in Table 8. The realization of the 9×2 Ternary Reversible Encoder circuit is shown in Fig. 9. The circuit is realized using ternary M-S Gates. For any 1 input being active(=2) and all other inputs being inactive(=0) at a particular time, the corresponding output combination is of 12 ed. The cost of this realization is 27, since 27 M-S Gates have been used and the cost of each M-S Gate is unity[2].

Table 8: Truth table of 9×2 ternary reversible encoder

A_8	A ₇	A ₆	A ₅	A_4	A ₃	A_2	A_1	A_0	01	O ₀
0	0	0	0	0	0	0	0	2	0	0
0	0	0	0	0	0	0	2	0	0	1
0	0	0	0	0	0	2	0	0	0	2
0	0	0	0	0	2	0	0	0	1	0
0	0	0	0	2	0	0	0	0	1	1
0	0	0	2	0	0	0	0	0	1	2
0	0	2	0	0	0	0	0	0	2	0
0	2	0	0	0	0	0	0	0	2	1
2	0	0	0	0	0	0	0	0	2	2





Fig. 9 Realization of 9×2 ternary reversible encoder

F_9×2 Ternary Reversible Priority Encoder

The truth table of the 9×2 Ternary Reversible Priority Encoder function is shown in Table 9. The realization of the 9×2 Ternary Reversible Priority Encoder circuit is shown in Fig. 10. The circuit is realized by using ternary M-S gates. For any one input being active(=2) and all other inputs being either inactive (=0) or don't care terms at a particular time i.e. the values of the outputs are not affected by the values of the inputs other than the active input, the corresponding output combinated as obtained. The cost of this realization is 44, since 44 M-S gates have been used and the cost of each M-S gate is unity[2].

Table 9: Truth table of 9×2 ternary reversible priority

22		cheoder									
A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Oı	O ₀	V
0	0	0	0	0	0	0	0	0	×	×	0
0	0	0	0	0	0	0	0	2	0	0	2
0	0	0	0	0	0	0	2	×	0	1	2
0	0	0	0	0	0	2	×	×	0	2	2
0	0	0	0	0	2	×	×	×	1	0	2
0	0	0	0	2	×	×	×	×	1	1	2
0	0	0	2	×	×	×	×	×	1	2	2
0	0	2	×	×	×	×	×	×	2	0	2
0	2	×	×	×	×	×	×	×	2	1	2
2	×	×	×	×	×	×	×	×	2	2	2



Realization of a 9×2 ternary reversible priority encoder[Cost=44]

Fig. 10 Realization of 9×2 ternary reversible priority



IV. CONCLUSION AND FUTURE WORK

The proposed designs in this paper are based on the concept of ternary reversible logic with the help of quantum mechanics. The quantum reversible circuit has the advantages over the digital one in terms of power dissipation and speed up. In this paper, the basic ternary gates are used to design the circuits of adder/subtractor, encoder and priority encoder by takin 2 care of some quantum parameters like quantum cost. Proposed circuits can be used for the design of complex computational units in future research.

REFERENCES

- David McMahon, "Quantum Computing Explained", ISBN 978-0-470-09699-4 (cloth), 2008.
- [2] Mozammel H. A. Khan, "Design of Reversible/Quantum Ternary Multiplexer and Demultiplexer", Engineering Letters, Vol. 13, No. 2, EL 13 2 3, 4 August 2006.
- [3] Reza Parvin Zadeh and Majid Haghparast, "A New Reversible/Quantum Ternary Comparator", Australian Journal of Basic and Applied Sciences, Vol. 5, No. 12, pp. 2348-2355, 2011.
- [4] Ashok Muthukrishnan and C. R. Stroud, Jr, "Multi-Valued Logic Gates for Quantum Computation", The Institute of Optics, University of Rochester, Rochester, New York 14627, February 1, 2008.
- [5] Xiaoyu Li, Guowu Yang and Desheng Zheng, "Logic Synthesis of Ternary Quantum Circuits with Minimal Qutrits", Journal of Computers, Vol. 8, No. 8, 2013.
- [6] Naushin Nower and Ahsan Raja Chowdhury, "On the Realization of Online Ternary Testable Circuit", International Journal of Science and Technology, Vol. 1, No. 4, April 2012.
- [7] Andrei B. Klimov , Luis L. S'anchez-Soto, Hubert de Guise and Gunnar Bjork, "Quantum phases of a qutrit", 2008.
- [8] Satoh, Takahiko, Shota Nagayama, and Rodney Van Meter. "A Reversible Ternary Adder for Quantum Computation.", Asian Conf. on Quantum Information Science (AQIS), 2007.
- [9] M. Perkowski, A. Al-Rabadi, and P. Kerntopf, "Multiple-Valued Quantum Logic Synthesis," in Proc. of 2002 International Symposium on New Paradigm VLSI Computing, Sendai, Japan, pp. 41-47, 2002.
- [10] M. H. A. Khan, M. A. Perkowski, and P. Kerntopf, "Multi-Output Galois Field Sum of Products Synthesis with New Quantum Cascades," in Proc. 33rd IEEE Int. Symp. On Multiple-Valued Logic, Tokyo, Japan, pp. 146-153, 2003.
- [11] A. T. Monfared and M. Haghparast, "Design of New Quantum/Reversible Ternary Subtractor Circuits", Journal of Circuits, Systems, and Computers, World Scientific, Vol. 25, No. 2, 2016.
- [12] H. Singh and C. Goel, "Design of a Power efficient Reversible Adder/Subtractor", International Journal of Advanced Research in Computer Engineering & Technology, Vol.4, No. 4, 2015.

ORIGINAL	.ITY	REP	ORT
----------	------	------------	-----

39%

SIMILA	RITYINDEX	
PRIMA	RY SOURCES	
1	www.buet.ac.bd Internet	221 words -7%
2	Monfared, Asma Taheri, and Majid Haghparast. "Design of New Quantum/Reversible Ternary Subtractor Circuits", Journal of Circuits Systems and 2015. CrossCheck	218 words - 7% Computers,
3	www.engineeringletters.com Internet	131 words — 4%
4	www.slideshare.net	75 words -2%
5	iet-journals.org Internet	73 words -2%
6	McMahon. "Qubits and Quantum States", Quantum Computing Explained, 11/11/2007 CrossCheck	57 words — 2 %
7	web.cecs.pdx.edu Internet	48 words — 1 %
8	Li, Xiaoyu, Guowu Yang, and Desheng Zheng. "Logic Synthesis of Ternary Quantum Circuits with Minimal Qutrits", Journal of Computers, 2013.	38 words — 1 %
9	Zadeh, Reza Parvin and Haghparast, Majid. "A New Reversible/Quantum Ternary Comparator", Australia	n 37 words — 1 %

Journal of Basic & Applied Sciences, 2011.

35 words — 1 % Monfared, Asma Taheri, and Majid Haghparast. 10 "Design of Novel Quantum/Reversible Ternary Adder Circuits", International Journal of Electronics Letters, 2016. CrossCheck 29 words — 1 % Biswas, Ayan Kumar, Shuvro Chowdhury, Md. 11 Mahmud Muntakim Khan, Masud Hasan, and Asif Islam Khan. "Some Basic Ternary Operations Using Toffoli Gates Along with the Cost of Implementation", 2011 41st IEEE International Symposium on Multiple-Valued Logic, 2011. CrossCheck 28 words — 1 % Mandal, Sudhindu Bikash, Amlan Chakrabarti, and 12 Susmita Sur-Kolay. "Synthesis Techniques for Ternary Quantum Logic", 2011 41st IEEE International Symposium on Multiple-Valued Logic, 2011. CrossCheck 23 words — 1 % Andrei B Klimov. "Quantum phases of a qutrit", Journal of Physics A Mathematical and General, 04/02/2004 CrossCheck 19 words — **1%** citeseerx.ist.psu.edu 17 words — 1% www.optics.rochester.edu:8080 Internet 16 words — < 1% idoc.vn 16 Internet 16 words -<1%Khan, Mozammel H. A., Khan M. Iftekharuddin, 17 and Scott C. Burkhart. "<title>GFSOP-based ternary quantum logic synthesis</title>", Optics and Photonics for Information Processing IV, 2010. CrossCheck 16 words — < 1% Singh, Priyanka, Shailendra Singh Shera, Jaba 18

Banik, and Rathindra Mohan Banik. "Optimization

of Cultural Conditions Using Response Surface Methodology versus Artificial Neural Network and Modeling of L-Glutaminase production by Bacillus cereus MTCC 1305", Bioresource Technology, 2013.

CrossCheck

19 www.science.gov

15 words — < 1%

Khan, M.H.A.. "A recursive method for synthesizing 13 words — < 1% quantum/reversible quaternary parallel adder/subtractor with look-ahead carry", Journal of Systems Architecture, 200812

CrossCheck

21 www.ijcee.org

13 words — < 1%

Chu, Junfeng, and Mohammed Benaissa. "Low area memory-free FPGA implementation of the AES algorithm", 22nd International Conference on Field Programmable Logic and Applications (FPL), 2012.

physics.lakeheadu.ca

12 words — < 1%

Khan, Mozammel H. A.. "Design of Reversible/Quantum Ternary Multiplexer and Demultiplexer", Engineering Letters/1816093X, 20060901

Khan, M.H.A.. "Quantum ternary parallel adder/subtractor with partially-look-ahead carry", Journal of Systems Architecture, 200707


 $_{12 \text{ words}} - < 1\%$

26 www.lifesciencesite.com

12 words — < 1%

27 www.tyzoh.jp

11 words — < 1%



EXCLUDE QUOTES ON EXCLUDE BIBLIOGRAPHY ON

EXCLUDE MATCHES OFF