Marvell Semiconductors Company: **Company Marvell Semiconductors** Name: **Nature Of** R & D **Business:** Designation **Design Engineer** Tentative Job Bangalore Location: Hardware JD: Responsibilities: As member of the Marvell team. You will be involved in the area of Logic Design/Integration, Functional Verification, Design for Test (DFT), Analog design & Layout, Physical Implementation, Low Power & Signoff for processor systems, ASICs or IPs. Opportunity to work for complete SoC design cycle, starting from Architecture definition and logic design, feasibility planning/benchmarking for Power/Performance/Area/Yield to end-toend Design/Implementation/Signoff Opportunity to work on challenging design architecture across Networking, Processor, Computing, Automotive, Switching, Connectivity and Security, in the technology nodes across 5nm/7nm/12nm/14nm and more.

> You will work closely with different functional teams in Marvell and enable successful products for the next generation technology.

> Opportunity to work in multi core ARM sub-system architecture, high speed interface designs using Serdes, PCI-e, DDR4, low power design architecture and design/manufacturing for high quality/reliability.

Requirements:

â€⁻

- BE/BTech or ME/MTech in EE/EC/VLSI/Instrumentation with 0-1 years of experience.
- Exposure on Design, Verification, Test, Physical implementation, Layout and Semiconductor device/process through previous work/intern experience or course work.
- Experience in one or more of below topics, through course work or internship experience:
- Coding language like SystemVerilog, Verilog, C/C++ or Assembly language in Test bench development in any
  of the languages,
- Verification methodology like UVM or VMM or OVM,
- Design for Test and Simulations using EDA tools,
- Physical design/Implementation using EDA tools,
- Synthesis/STA Timing using EDA tools,
- Low Power Design/Optimization and Reliability signoff using EDA tools,
- Understanding of the fundamentals of circuit design
- Strong intuitive and analytical understanding of transistor-level circuit and layout design
- Should have good knowledge of CMOS process and fabrication
- Custom layout and Physical verification using EDA tools,
- Scripting/programming using Tcl/Tk/Perl/Python/Shell
- Detail oriented, self-motivated team worker, good verbal and written communication skills
- Strong Digital Design concepts and debugging skills

Marvell gives Equal Opportunity Employer and considers applicants for all positions without regard to race, color, creed, religion, ancestry, national origin, age, gender identity, sex, marital status, sexual orientation, physical or mental disability, Be sure to include your name, If you are ready to excel, innovate, and truly enjoy where you work, apply now for the position detailed below.

## Hardware JD:

## Responsibilities:

As member of the Marvell team,

- You will be involved in the area of Logic Design/Integration, Functional Verification, Design for Test (DFT), Analog design & Layout, Physical Implementation, Low Power & Signoff for processor systems, ASICs or IPs.
- Opportunity to work for complete SoC design cycle, starting from Architecture definition and logic design, feasibility planning/benchmarking for Power/Performance/Area/Yield to end-to
  - end Design/Implementation/Signoff Opportunity to work on challenging design architecture across Networking,
- Processor, Computing, Automotive, Switching, Connectivity and Security, in the technology nodes across 5nm/7nm/12nm/14nm and more.
- You will work closely with different functional teams in Marvell and enable successful products for the next generation technology.

				<u>-</u> -		
						<u>_</u>
			Requ	uirements:		
				â€⁻		
•	Exposure on Designment  Experience	n, Verification, through e in one or mo	Test, Physical a previous work/i re of below topic og, Verilog, C/C	implementation intern experienc cs, through cou	e or course worl se work or inter	niconductor device/pro
•	•	Verific		logy like UVM or	r VMM or OVM,	
•	•			Simulations usi		
		·	Synthesis/STA	Timing using El	DA tools,	
•	• •			n and Reliability fundamentals o	signoff using El f circuit design	DA tools,
9	Strong in	tuitive and ana	lytical understa	nding of transis		and layout design
	•				using EDA tools	
•	•				erl/Python/Shell	
•	Detail ori			ker, good verbal concepts and d		nmunication skills
•			,		J. J	

**Description:** 

color, creed, religion, ancestry, national origin, age, gender identity, sex, marital status, sexual orientation, physical or mental disability, Be sure to include your name, If you are ready to excel, innovate, and truly enjoy where you work, apply now for the position detailed below. AF RORF OF CHE COE FE FORME MOSE PHY CHM MTH ECO DESIME CGS HOS EEM MOSE NET POE State

Program	AE BSBE	CE CHE	CSE	EE	15 ME	MSE	PHY	CHM	MTH	ECO	DES	IME	CGS	HSS	EEM	MSP	NET	PSE	Stats
BT	No No	No No	No	No -	- No	No													
BS				N	Vо		No	No	No	No									
MT	No No	No No	No	Yes N	No No	No						No			No	No	No	No	
DoubleMajor	No No	No No	No	No -	- No	No	No	No	No	No									
dual	No No	No No	No	Yes N	No No	No	No	No	No	No									

Eligibilty :	dualB dualC Mdes MBA Phd MSc MSR	No No No No  No No  No No	No No No No No No No No	No No  No  No	Yes Yes No No No Yes	No   No 	No   No 	No No   No No	No No   No No	No No   No No	No No   No 	 No No  No 	No No No No 
Cost to Company:								стс	- 19.7	'3 LP	A		
Package Details : Bond :							Fixe	d Sal	False	14.09	LPA		
CPI CutOff : Medical									0.0				
Requirments:	1												
Resume Shortlist : Resume									True	<b>;</b>			
Shortlist Criteria:									7/10	ı			
Aptitude Test:									True	;			
Aptitude Test Duration:								4	l5 Mi	ns			
Group Discussion:									False	•			
Technical Test:									True	;			
Technical Test Duration:								4	l5 Mi	ns			
Technical Interview:									True	;			
Technical Interview Duration:								6	60 Mi	ns			
Number of Techincal Interview Rounds:									3				
HR Interview:									True	<b>;</b>			

30 Mins

HR Interview

**Duration: Additional** Information: No No

No

No

No

No

No

No No No

No No --