Name: Gurbir Arora

UID: 105178554

Part 1: Syntax Review and Debugging

1. You see the following code in a module:

16, P3ECS

assign a = 16'h3EC2;

a. What is the signal type of a ? (Choose the correct option)

i. Wire

- b. What is the value of a in decimal? 16,066
- 2. What is wrong with the following code? (This is a common mistake for beginners) Circle the line(s) that have an error and propose the correct solution. Hint: the error is a syntax error, not a logical one.

3. Your friend finds that his state machine code which should trigger once every clock cycle instead triggers multiple times per clock cycle.

Answer the following:

- a. How many times does this code trigger per clock cycle? ______
- b. What change should be made to trigger only once per cycle? (There are several correct answers, try to choose the simplest one)

always @ (posedge CIK)

4. Fill in the blanks:

```
module mod_a
   input a en,
   input clk, input wire ascii_in,
   output (29 [25:0] decoded_letter,
   output reg decode_error
       always @(posedge clk)
       begin
              if (a_en == 1'b1)
              begin
                      case (ascii_in)
                             8'h41:
                             begin
                                    decoded_letter <= ___'d1;
                                    decode_error <= 1'b0;
                             end
              end
       end
endmodule
module mod_b
   input clk,
   input [7:0] switches,
   input sys_enable,
};
       <u>Mre</u> decode_enable;
       wire [25:0] decode_output;
       wire error_check;
       mod_a my_instance
              .a en(decode enable),
              .clk(\underline{clK}),
              .ascii_in(switches),
              .decoded_letter(decode_output),
              ._decode_efror (error_check)
       );
       always @ (posedge clk) //enable clock synchronization
       begin
              if (sys_enable == 1'b1)
              begin
                     decode_enable <= 1'b1;
              else if (5y5-mable == 1160)
              begin
                     decode_enable <= 1/60;
              end
       end
endmodule
```


Part 2: Design Task (Clock Divider)

Your goal is to synthesize a slower clock signal given the system's hardware clock. Your design shall contain the following:

- 1. A clock division module that computes the slower clock signal's value depending on the toggle period
 - a. We define the toggle period as the number of hardware clock periods that fit into a half-period of the slower clock
 - b. Inputs to this module:
 - i. Hardware clock hw clk
 - ii. Toggle period tp
 - 1. Assume maximum value of 1000
 - iii. Reset signal rst
 - 1. We'll accept either asynchronous or synchronous reset
 - c. Outputs from this module:
 - i. Clock output clk out
 - d. clk out is computed via a state machine implementation
 - i. The two states correspond to each of the half periods of clk_out
 - e. An internal signal counter that tracks the elapsed number of hw_clk periods since entry into the current state

Fill out the module description in the code template text file provided. Attach the file in your project submission!

To guide your design, we give you the following high-level state diagram. You'll be implementing this state machine with a simple counter signal.



```
module clock_divider
{
    //TODO: fill out the inputs and outputs
};

//TODO: declare a counter signal to count elapsed hardware clock periods
    (assume that the counter signal is initialized to 0)

always @ ( //TODO: fill the sensitivity list ) postage hwolk
begin
    //TODO: write code to increment the counter (ounter++)
end

always @ ( //TODO: fill the sensitivity list ) negeage hwolk
begin
//TODO: write the state machine body if ( tounter == +p)
end
```

endmodule

note: compared counter to tp-1 be counter begins @ O B tp begins (IMPORTANT: Keep this page in submission even if left unused) module clock_dividers input hw-clk, input [9:0] tp. output CIK_out reg [10:0] counter; 1/ length of 11 smce [10g2(2000)]=113 max val & 2000. always @ (posedge hw-clk or posedge rst) begin if(rst) counter <= 11'dO; else if ((counter==(tp-1'b|)) ((counter==(2'd2*(tp-1'b|)))) counter <= 11'd0; clse counter <= counter +11.61; end always @ (posedge hw-clk or posedge 15+) begin if (rst) CIK-out <= 1'60; else if((counter = = (tp-1'b)))(counter==(2'd2*(+p-1'b1)))) begin (?f. (c1K-out == 1'60) CIK_out <= 1'b1; else CIK_out <= 1'b0; Gug assign clk_out = (clk_out == 1'b1); endmodule

(IMPORTANT: Keep this page in submission even if left unused)