Homework #3

(Deadline: 11:59PM PDT, Tuesday, Mar 3, 2020)

Name (Last, First): Arora, Gurbir

Student Id #: \05\7\85\$4

INSTRUCTIONS

This homework is to be done individually. You may use any tools or refer to published papers or books, but may not seek help from any other person or consult solutions to prior exams or homeworks from this or other courses (including those outside UCLA). You're allowed to make use of tools such as Logisim, WolframAlpha (which has terrific support for boolean logic) etc.

You must submit all sheets in this file based on the procedure below. Because of the grading methodology, it is much easier if you print the document and answer your questions in the space provided in this problem set. It can be even easier if you answer in electronic form and then download the PDF. Answers written on sheets other that the provided space will not be looked at or graded. Please write clearly and neatly - if we cannot easily decipher what you have written, you will get zero credit

SUBMISSION PROCEDURE: You need to submit your solution online at Gradescope (https://gradescope.com/). Please see the following guide from Gradescope for submitting homework. You'd need to upload a PDF and mark where each question is answered.

http://gradescope-static-assets.s3-us-west-2.amazonaws.com/help/submitting_hw_quide.pdf

Problem #1 [30 points]

You are to design a **Mealy** finite state machine by **drawing the state diagram** that implements a routing algorithm. The goal is to go from South to North on a conceptually infinite grid via a series of intersections. Assume that upon reset, rst, the "car" is on a South-most grid intersection. The "car" accepts 3-bit input and produces 3-bit output. The 3 input bits, blked[2:0] = {blockLeft, blockStraight, blockRight} indicates whether the directions to the left, straight, and right (from the perspective of the entry point) is blocked. For instance, {1,1,1} indicates all paths are blocked, {1,0,1} indicates only the straight path is open, etc. The 3 output bits, heading[2:0] = {goLeft, goStraight, goRight} indicate which direction to go, left, straight and right respectively, and heading is 1-hot encoded. The exception for the one-hot encoding is {0,0,0} which indicates Wait at the junction due to blockage. The goal is to move whenever a path exists to the North, East, or West, (so that any cars behind you does not get backed up), and to move North whenever possible (regardless of how much to the left or right the car moves on the grid). So, when North is blocked, you should move to the West if possible and if West is blocked to head East (Note that we prioritize the heading direction to constrain the design). When heading East or West, the "car" should try to return heading North as soon as possible. You should never head South and cannot head backwards. You should Wait until another direction is clear if desired directions are blocked. Build this FSM with as few states as possible and explain your thinking.

Answer the question in the space below.

-reset (1st) car B on a South-most grid intersection

-3 bit input biked(2:0] = \(\bullet \), \

My design originally consisted of 3 states N, W, E, but I then realized I may need an initial state depending on what resetting supposed to do. If reset must put the "com" on a South-most grid intersection relative to the previous path, then a 4th state is needed. Upon reflection, I've realized a 4th state is unnecessary, as reset means the car only has to be facing North morder to be "South-most", as this is an infinite grid.

format: { blk[2:0] NEblk[2:0] 21...} / { heading (2:0) } input= blked[2:0] mouts. · output= headmore:0] output UCLA | EEM16/CSM51A | Winter 2020 Prof. Xlang 'Anthony' Chen (IMPORTANT: Keep this page in submission even if left unused) 13+ V\$1,1,13/ (0,0,0) R {0,0,03V{0,0,13V{1,0,03, 5000 NEO 0 3 NEO 1 3 N ١ 301 May 18/10/2 0 ١ £1/103 80/013 0 40081/20103 15/00 No. 1/10 30,0,13/51,0,13 1501103 E1,0,03 V 51,0,13/0,103 {01019\{1113\{01010} {1/1,0}/{1,1,13/{0,0,03

The design keeps the absolute direction of states I the inputs consist of the relative directions. The priority is to more North, the west, then East and if the only possible movement is South or boutward then the cor will wait. If the ress no possible movement, obviously thre saw will wait. So, whenever you're going East and you can go left, do that so you will be facing North. Some goes for when you're facing west and your goes for when you're facing west and your

(IMPORTANT: Keep this page in submission even if left unused)



5 of 12

Problem #2 [35 points]


A state transition table is shown below (st: state; nx st: next state). The inputs are max, goU and goD; the output is op.

	st	max	goU	goD	ор	nx_st
1	ID	Х	1	0	0	UPF
1	ID	Х	0	1	0	DNF
	ID	Х	0	0	0	ID
$^{\sim}$	UPF	0	Х	Х	1	OPU
9	UPF	1	Χ	Х	1	OPD
3	DNF	0	Х	Х	1	OPD
5	DNF	1	Х	Х	1	OPU
u	OPU	X	0	0	0	ID
-1	OPU	Х	1	0	0	UPF
Š,	OPU	Х	0	1	0	DNF
5	OPD	Х	0	0	0	ID
2	OPD	Х	1	0	0	UPF
	OPD	Х	0	1	0	DNF

Mooke , she any state is needed to get op. (a) Is this a Mealy or Moore FSM? [5 points]

(b) Draw the state diagram for this. [15 points]

(c) We encode states with one-hot encoding where ID:st[4:0] = 5'b00001, UPF:st[4:0] = 5'b00010, DNF:st[5:0]=5'b00100, OPU:st[5:0]=5'b01000, and OPD:st[5:0]=5'b10000. Note that state ID is essentially the assertion of st[0], i.e., state=ID iff st[0]=1. Write the logic for the output signal, op. Write the logic for the transitions to state ID (nx_st[0]), and state UPF (nx_st[1]). [15 points]




UCLA | EEM16/CSM51A | Winter 2020

Prof. Xlang 'Anthony' Chen

(IMPORTANT: Keep this page in submission even if left unused)

Problem #3 [35 points]

State machines come in many forms. Software FSMs are extremely common. We can implement any software FSMs in hardware and vice versa. Below is such an example for a user interface. This interface for a registration page is implemented as a Mealy state machine. For the hardware implementation, we accept 3 button inputs {BtnA, BtnB, BtnC} and only one of the buttons are asserted to 1'b1 at one time or all are zeros. For inputs not shown on the arcs, the assumption should be that the state feeds back to itself. There are 4 outputs that are asserted to 1'b1 only on specific arcs {Terms, Profile, Avatar, Flush}. On all other arcs, the outputs are zeros.



- (a) Draw the State Transition Table for this state machine. You can simplify the table size by noting that only one input can be asserted at any time. [15 points]
- (b) If the 6 states are binary encoded into 3 bits, state[2:0], {L,C,S,P,T,F} = {3'b000,3'b001,3'b010,3'b011,3'b100, 3'b101}, determine the logic for the output Profile, and Avatar based on input and/or state. [15 points]
- (c) With the same assumption as (b), write the logical expression for the next_state[0] as a minimal sum-of-products. You can use symbols (e.g., BtnA, L, C, S). [5 points] Answer the question for all parts in the space below.

6 states, 3 inputs (one that)

BANA molter (1,0,0), BANB molter (0,1,0), 18th (implie) (0,0,1), while O implies (0,0,0)

UCLA | EEM16/CSM51A | Winter 2020

Prof. Xiang 'Anthony' Chen

		ANT: Keep 1	his page in su	bmission even	if left unused)
	a) State	Input	output	next State	6)
	Login (L)	PtnA=1161	1	C •	Profile= -state[] N State[] N
	Login (L)	BtnB=1'bl	0	L	State(O) NB+nA
	Login (L)	Btnc=1'b1	0	F.	Avatar= 18tate[2] 1 State[1] 1
	Login (L)	0	0	L	7 state[0] N Btn A
	Create Profile (()	B4124=1181		S	
	Create Profile(C)	18tnB	0	T	Btn A = {1,0,0} as input where Btn A = 1'b1, Btn B = 1'b0 Btn (= 1'b0
	(reate Protile(1)	8tnC	0	P	
	Create Postlite(1)	0	0	C ·	c) next state[0] = (-18tnA) (-18tnA) (-18tnA) (-18tnB) (-18tnB) (-18tnB)
	Select Avator(S)	BtnA	1	T	42 + (2 1 mg)
	S	BHNB	0	C *	L(BtnA) + L(BtnC)+ C(BtnC)
	S	BINC	0	5	+ 5(B+nB) +T(B+nA) + P(B+nC)
4.0.0	.\$	0	0	S	(-01.1)(-01-0)
_	Terms B (andition (T)	BtnA	١	F	= c(78tnA)(78tnB)
-	T	Bh B	0	-	+ P(Btn A) (BtnB) - L
	T	BtnC	0	T	+ S(B+nB) + T(B+nA)
_	T	0	0	T	+ L(BtnA)+ L(BtnC)
	Face Book Port (P)	BINA	1	S	R Profile
_	P	BtnB	0	T	
	P	BHC	0	ρ.	
	P	0	0	P.	
	E a	k'		1-	

UCLA | EEM16/CSM51A | Winter 2020


Prof. Xlang 'Anthony' Chen

(IMPORTANT: Keep this page in submission even if left unused)

END = (FOR NILY / (POP AT)

[Extra] Problem #4 [+10 points]

Recall the nucleotides in Homework #1 and #2. The translation of a messenger RNA into amino acid is actually not done by looking at 3 nucleotides at once (as we had done in previously) but rather done sequentially where each nucleotide enters a machine. Again, the nucleotides are represented as 2-bit binary digits. G=2'b00, C=2'b11, A=2'b10, and U=2'b01. There are 23 possible amino acids can be identified and are represented as 5-bit binary. A graph of the composition of these amino acids is shown below. There are 2 special amino acids, Methionine and Stop. You are to design a **Moore FSM** by drawing the state transition diagram that can identify a subset of these amino acids. The state machine starts in an initial set of states that is looking for Methionine. After Methionine is detected, it cycles through more states to identify other amino acids. The machine returns to its initial set of states when it detects a Stop codon. Instead of identifying all 20 of the remaining amino acids, we will simplify the design to only detect *Glycine*, *Leucine*, *Serine*, and *Arginine* (note that many of these occur with multiple possible codes). The input to the machine is 2 bits indicating the nucleotide that is arriving every cycle. The outputs are 4 signals, *gly*, *leu*, *ser*, and *arg*, that are asserted when the proper sequence is detected. Design this as a Moore state machine.



Answer the question for all parts in the space below.

Stop: UAA, UAG, UGA

Methionine: AUG

While par por por por

Leuche: CUU, WC, WA, WG, UUA, UUM

Serme: UCU, UCC, UCA, UCG, AGC, AGU

Arginine: COU, COC, COA, COO, AGG, AGA

10 of 12

input: 2 bit nucleatide

output: 4 sig: 3/y/leu, ser/arg

11 of 12

Inort: Y= 3, PIO (= 3, PII) (2= 3, POO' n= 3, POI

Output: 2 gly, leu, ser, arg not dependent on input since Moore FSM ucla | EEM16/CSM51A | Winter 2020 output not dependent on input & Prof. Xlang 'Anthony' Chon

(IN	IPORTANT:	Keep this page in s	ubmissio	n even if I	eft unuse	d) only on state	
State	Input	Output	Next State	State	Input	Output	Next State
Init Init Init Init	★ C & O	{0,0,0,0}	M ₁ Init Init Init	ν _ι υ _ι υ _ι	4060	{ 0,0,0,0}	06 04 08 02
M ₁ M ₁ M ₁	A C 50 U	₹0,0,0,0}	Init Init Ma	0 3 0 9 0 9 0 9 0 9 0 9 0 9 0 9 0 9 0 9	*050	{0,0,0,0}	03 04 03
Ma Ma Ma	A C (% U	50,0,0,0}	Mi Init MStart Init	Λ3 Ω3 Λ3	4080	¿0,1,0,0}	Α ₁ (5) (1)
MStart MStart MStart MStart	A C G U	{0,0,0,0}	Α ₁ α ₁ υ ₁	2 2 2 3 3 4 4 3	4052	{0,0,0;0}	U5 U5 U5
A ₁ A ₁ A ₁	4060	{0,0,0,0}	A, C, Aa, U,	U ₅ U ₅ U ₅	4050	20,0,1,03	A1 C1 G1 V1
A2 A2 A2 A2	A C 6 U	{0,0,0,0}	A4 A3 A4 A3	V ₆ V ₆ V ₆ V ₆	A080	{0,0,0,0}	υ _η υ _η υ _η
43 Аз Аз Аз	A U & D	{0,0,1,0}	A-1555	U7 U7 U7 U8	A C G	{0,0,0,0}	M ₁ Init Init Init
A4 A4 A4	A (G)	20,0,0,13	Α ₁ (ς) (η)	Ug Ug Ug	Ac G U	{0,0,0,0}	∪વ ⊂ , ઉત્ત 2 of 12

State	Input	Output	Next State	State	Input.	Outout	Next State
5555	* (%)	{0,0,0,0}	M ₁ Init Init	7777	X050	{0,0,0,03	(5 (5 (5 (5
5555	C507	\$0,010,0}	A () & () 1	G & G & 5	A060	20,0,0,13	A1 61 101
5 5 5 5	4050	{0,0,0,0}	2 8 8 8 8 3 8 8 8 8	*			
8 8 8 3	CSCA	{1,0,0,0}	A7 1 5 01				
	C 907	{0,0,0,0}	4 C 4 6				
رس رس رس	A 0 6 9	{0,0,0,0}	ريم ريم ريم				
00 00 00 00	A C & O	ξο,ι, <u>ο,</u> οζ	A، د، الا،				
3							