CENG311 - Fall 2021 PROGRAMMING ASSIGNMENT 4

<u>mul.c</u>	mul block.c
./pin -t source/tools/Memory/obj-intel64/dcache.so -o output_8_32_1.out -c 8 -b 32 -a1/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_8_32_1.out2 -c 8 -b 32 -a 1/mul2
./pin -t source/tools/Memory/obj-intel64/dcache.so -o output_8_32_2.out -c 8 -b 32 -a 2/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_8_32_2.out2 -c 8 -b 32 -a 2/mul2
/pin -t source/tools/Memory/obj-intel64/dcache.so -o output_8_32_4.out -c 8 -b 32 -a 4/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_8_32_4.out2 -c 8 -b 32 -a 4/mul2
./pin -t source/tools/Memory/obj-intel64/dcache.so -o output_16_16_1.out -c 16 -b 16 -a 1/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_16_16_1.out2 -c 16 -b 16 -a 1/mul2
./pin -t source/tools/Memory/obj-intel64/dcache.so -o output_16_32_1.out -c 16 -b 32 -a 1/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_16_32_1.out2 -c 16 -b 32 -a 1/mul2
./pin -t source/tools/Memory/obj-intel64/dcache.so -o output_16_64_1.out -c 16 -b 64 -a 1/mul1	/pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_16_64_1.out2 -c 16 -b 64 -a 1 /mul2
./pin -t source/tools/Memory/obj-intel64/dcache.so -o output_16_16_2.out -c 16 -b 16 -a 2/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_16_16_2.out2 -c 16 -b 16 -a 2/mul2
./pin -t source/tools/Memory/obj-intel64/dcache.so -o output_16_32_2.out -c 16 -b 32 -a 2/mul1	/pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_16_32_2.out2 -c 16 -b 32 -a 2 /mul2
./pin -t source/tools/Memory/obj-intel64/dcache.so -o output_16_64_2.out -c 16 -b 64 -a 2/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_16_64_2.out2 -c 16 -b 64 -a 2/mul2
/pin -t source/tools/Memory/obj-intel64/dcache.so -o output_16_16_4.out -c 16 -b 16 -a 4/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_16_16_4.out2 -c 16 -b 16 -a 4/mul2
/pin -t source/tools/Memory/obj-intel64/dcache.so -o output_16_32_4.out -c 16 -b 32 -a 4/mul1	/pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_16_32_4.out2 -c 16 -b 32 -a 4 /mul2
/pin -t source/tools/Memory/obj-intel64/dcache.so -o output_16_64_4.out -c 16 -b 64 -a 4/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_16_64_4.out2 -c 16 -b 64 -a 4/mul2
/pin -t source/tools/Memory/obj-intel64/dcache.so -o output_32_32_1.out -c 32 -b 32 -a 1/mul1	/pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_32_32_1.out2 -c 32 -b 32 -a 1 /mul2
/pin -t source/tools/Memory/obj-intel64/dcache.so -o output_32_32_2.out -c 32 -b 32 -a 2/mul1	./pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_32_32_2.out2 -c 32 -b 32 -a 2/mul2
/pin -t source/tools/Memory/obj-intel64/dcache.so -o output_32_32_4.out -c 32 -b 32 -a 4/mul1	/pin -t source/tools/Memory/obj-intel64/dcache.so -o out2put_32_32_4.out2 -c 32 -b 32 -a 4 /mul2

mul_block.c

```
Cache size = 8
PIN: MEMLATENCIES 1.0. 0x0
                                                       Block size = 32
 DCACHE stats
                                                       Associativity = 1
# L1 Data Cache:
# Load-Hits:
                    13033975325
                                  91.98%
# Load-Misses:
                      1136797730
                                   8.02%
# Load-Accesses:
                    14170773055 100.00%
# Store-Hits:
                     2038561501
                                  99.77%
                        4760112
                                   0.23%
# Store-Misses:
                      2043321613 100.00%
# Store-Accesses:
# Total-Hits:
                    15072536826
                                 92.96%
 Total-Misses:
                      1141557842
                                   7.04%
                 16214094668 100.00%
# Total-Accesses:
 PIN: MEMLATENCIES 1.0. 0x0
                                                       Cache size = 8
                                                       Block size = 32
  DCACHE stats
                                                       Associativity = 2
 # Ll Data Cache:
  Load-Hits:
                    13503591221 95.29%
  Load-Misses:
                       667181834
                                    4.71%
 # Load-Accesses:
                      14170773055 100.00%
 # Store-Hits:
                      2039148441
                                  99.80%
                                    0.20%
 # Store-Misses:
                         4173173
  Store-Accesses:
                      2043321614
                                  100.00%
 # Total-Hits:
                     15542739662
                                   95.86%
 # Total-Misses:
                       671355007
                                    4.14%
 # Total-Accesses:
                     16214094669
                                  100.00%
PIN:MEMLATENCIES 1.0. 0x0
                                                       Cache size = 8
                                                       Block size = 32
# DCACHE stats
                                                       Associativity = 4
# L1 Data Cache:
                    13830188772 97.60%
# Load-Hits:
# Load-Misses:
                       340584338
# Load-Accesses:
                                    2.40%
                     14170773110 100.00%
# Store-Hits:
                      2042060897
                                   99.94%
                         1260754
# Store-Misses:
                                    0.06%
                      2043321651
                                  100.00%
# Store-Accesses:
# Total-Hits:
                     15872249669
                                   97.89%
  Total-Misses:
                        341845092
                                    2.11%
# Total-Accesses:
                      16214094761 100.00%
```

For the first three input values above, cache size and block are kept constant and cache associativity values have been increased. Cache associativity being 1 is directed map, cache associativity being 2 is 2-way associativity, and cache associativity being 4 is 4-way associativity. We observe that as the associativity increases, the miss rate decreases, and the hit rate increases. When associativity is 1, the cache indexes are increasing as 0, 1, 2 ... and we can load just one data in each index. In other words, when we want to load data from memory to cache, when the blocks in the cache are full, we lose the data in the first index of the cache to load the new data. This causes the miss rate to increase and the hit rate to decrease. When Associativity is 2, we have 2 blocks in our 0th index to load the data in the cache. In other words, when we want to load the other data from memory to the cache, since we can load 2 data in index 0, our hit count increases, and we reduce the miss rate. Likewise, when associativity is 4, the block of data that we can load in each index increases. For this reason, we are less likely to lose previous data. When we want to reload the same data, that data already exists in the cache, which causes our hit rate to increase and our miss rate to decrease. When the hit rate is high and the miss rate is low, we understand that our cache memory works with a better performance.

P #	IN:MEMLATENCIES 1.0.	0x0		Block size = 16 Associativity = 1
#	DCACHE stats			Associativity – 1
	L1 Data Cache:			
#		13447086417	94.89%	
#	Load-Misses:	723686632		
#	Load-Accesses:	14170773049	100.00%	
#				
#	Store-Hits:	2039967853	99.84%	
#	Store-Misses:	3353755	0.16%	
	Store-Accesses:	2043321608	100.00%	
#				
	Total-Hits:	15487054270	95.52%	
#		727040387	4.48%	
#	Total-Accesses:	16214094657	100.00%	
PI	N:MEMLATENCIES 1.0.	0x0		
#				Cache size $= 16$
	DCACHE stats			Block size $= 32$
#				Associativity = 1
	L1 Data Cache:		10000 0000	Associativity = 1
	Load-Hits:	13686747964		
	Load-Misses:	484025094		
	Load-Accesses:	14170773058	100.00%	
#	GI WILL	0020610100	00 000	
	Store-Hits:	2039618128		
	Store-Misses:	3703488	0.18%	
#	Store-Accesses:	2043321616	100.00%	
	Total-Hits:	15726366092	96.99%	
	Total-Misses:	487728582		
	Total-Accesses:	16214094674		
			100.000	
	PIN:MEMLATENCIES 1.0.	0x0		
#				Cache size $= 16$
#				Block size $= 64$
#				Associativity $= 1$
#		13458884849	94.98%	rissociativity – 1
#		711888209		
#		14170773058		
#				
#	Store-Hits:	2038640251	99.77%	
#	Store-Misses:	4681365	0.23%	
#		2043321616	100.00%	
#				
#		15497525100		
#		716569574	4.42%	
#	Total-Accesses:	16214094674	100.00%	

In the three inputs above, we observe that associativity and cache size are kept constant and block size is increased. We see that by increasing the block size, the miss rate decreases, and the hit rate increases. The reason of this, Increasing the block size reduces the miss rate since we're bringing words into the cache that will be cache hits on subsequent accesses.

```
PIN:MEMLATENCIES 1.0. 0x0
                                                 Cache size = 16
# DCACHE stats
                                                 Block size = 16
                                                 Associativity = 2
# L1 Data Cache:
                     13588339880
                                  95.89%
# Load-Hits:
# Load-Misses:
                      582433169
                                  4.11%
# Load-Accesses:
                    14170773049 100.00%
# Store-Hits:
                     2041866361
                                  99.93%
# Store-Misses:
                         1455246
                                   0.07%
                     2043321607 100.00%
# Store-Accesses:
# Total-Hits:
                     15630206241
                                  96.40%
# Total-Misses:
                      583888415
                                  3.60%
# Total-Accesses:
                     16214094656 100.00%
```

				_
	N:MEMLATENCIES 1.0.	0x0		
#				Cache size $= 16$
#	DCACHE stats			Block size $= 32$
#				210411 0124 02
100	L1 Data Cache:	40000000450		Associativity $= 2$
	Load-Hits:	13708207152		
	Load-Misses:	462565903		
100	Load-Accesses:	14170773055	100.00%	
#				
	Store-Hits:	2041248044		
	Store-Misses:	2073569		
	Store-Accesses:	2043321613	100.00%	
#				
	Total-Hits:	15749455196		
	Total-Misses:	464639472		
#	Total-Accesses:	16214094668	100.00%	
1				
P	IN: MEMLATENCIES 1.0	. 0x0		
P. #	IN:MEMLATENCIES 1.0	. 0x0		Cooke size 16
	IN:MEMLATENCIES 1.0 DCACHE stats	. 0x0		Cache size = 16
#		. 0x0		Cache size = 16 Block size = 64
##		. 0x0		Block size $= 64$
##	DCACHE stats	. 0x0	95.33%	Cutile Size 10
# # # #	DCACHE stats L1 Data Cache:			Block size $= 64$
# # # #	DCACHE stats L1 Data Cache: Load-Hits:	13509637116	4.67%	Block size $= 64$
# # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses:	13509637116 661135939	4.67%	Block size $= 64$
# # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses:	13509637116 661135939	4.67% 100.00%	Block size $= 64$
# # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses:	13509637116 661135939 14170773055 2040310816	4.67% 100.00%	Block size $= 64$
##########	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits:	13509637116 661135939 14170773055 2040310816	4.67% 100.00% 99.85% 0.15%	Block size $= 64$
###########	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	13509637116 661135939 14170773055 2040310816 3010798	4.67% 100.00% 99.85% 0.15%	Block size $= 64$
# # # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	13509637116 661135939 14170773055 2040310816 3010798	4.67% 100.00% 99.85% 0.15% 100.00%	Block size $= 64$
############	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses:	13509637116 661135939 14170773055 2040310816 3010798 2043321614	4.67% 100.00% 99.85% 0.15% 100.00%	Block size $= 64$
# # # # # # # # # # # # # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits:	13509637116 661135939 14170773055 2040310816 3010798 2043321614 15549947932	4.67% 100.00% 99.85% 0.15% 100.00% 95.90% 4.10%	Block size $= 64$

In the three inputs above, we observe that associativity and cache size are kept constant and block size is increased. We see that by increasing the block size, the miss rate decreases, and the hit rate increases. The reason of this, Increasing the block size reduces the miss rate since we're bringing words into the cache that will be cache hits on subsequent accesses. In addition, according to our previous analysing, we observe that with the increase in associativity, the miss rate decreases.

P]	IN:MEMLATENCIES 1.0.	0x0		Cache size = 16
	DCACHE stats			Block size = 16 Associativity = 4
	L1 Data Cache:			-
		13605766869	96.01%	
#	Load-Misses:	565006238	3.99%	
##	Load-Accesses:	14170773107		
#	Store-Hits:	2042289061	99.95%	
#	Store-Misses:	1032587	0.05%	
#	Store-Accesses:	2043321648	100.00%	
#				
#	Total-Hits:	15648055930	96.51%	
#	Total-Misses:	566038825	3.49%	
#	Total-Accesses:	16214094755	100.00%	
Ъ		0.00		
P	IN: MEMLATENCIES 1.0.	0x0		Cacha siza – 16
#	IN: MEMLATENCIES 1.0.	0x0		Cache size = 16
	DCACHE stats	0x0		Block size $= 32$
#		0x0		
#		0x0		Block size $= 32$
# # #	DCACHE stats L1 Data Cache:	13879450693	97.94%	Block size $= 32$
# # # #	DCACHE stats L1 Data Cache:			Block size $= 32$
# # # # #	DCACHE stats L1 Data Cache: Load-Hits:	13879450693	2.06%	Block size $= 32$
# # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses:	13879450693 291322362 14170773055	2.06% 100.00%	Block size $= 32$
# # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits:	13879450693 291322362 14170773055 2042712423	2.06% 100.00% 99.97%	Block size $= 32$
###########	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	13879450693 291322362 14170773055 2042712423 609190	2.06% 100.00% 99.97% 0.03%	Block size $= 32$
#############	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	13879450693 291322362 14170773055 2042712423	2.06% 100.00% 99.97% 0.03%	Block size $= 32$
# # # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses:	13879450693 291322362 14170773055 2042712423 609190 2043321613	2.06% 100.00% 99.97% 0.03% 100.00%	Block size $= 32$
# # # # # # # # # # # # # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits:	13879450693 291322362 14170773055 2042712423 609190 2043321613 15922163116	2.06% 100.00% 99.97% 0.03% 100.00%	Block size $= 32$
#######################################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses:	13879450693 291322362 14170773055 2042712423 609190 2043321613 15922163116 291931552	2.06% 100.00% 99.97% 0.03% 100.00% 98.20% 1.80%	Block size $= 32$
# # # # # # # # # # # # # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses:	13879450693 291322362 14170773055 2042712423 609190 2043321613 15922163116	2.06% 100.00% 99.97% 0.03% 100.00% 98.20% 1.80%	Block size $= 32$

```
PIN: MEMLATENCIES 1.0. 0x0
                                                                   Cache size = 16
                                                                   Block size = 64
# DCACHE stats
                                                                   Associativity = 4
# L1 Data Cache:
# Load-Hits: 13965354740 98.55%
# Load-Misses: 205418318 1.45%
# Load-Accesses: 14170773058 100.00%
# Store-Hits: 2042168751
# Store-Misses: 1152865
# Store-Accesses: 2043321616
                                             99.94%
                                1152865 0.06%
                            2043321616 100.00%
# Total-Hits:
                            16007523491
                                              98.73%
# Total-Hits: 1600/523491 98.73%
# Total-Misses: 206571183 1.27%
# Total-Accesses: 16214094674 100.00%
```


In the three inputs above, we observe that associativity and cache size are kept constant and block size is increased. We see that by increasing the block size, the miss rate decreases, and the hit rate increases. The reason of this, Increasing the block size reduces the miss rate since we're bringing words into the cache that will be cache hits on subsequent accesses. In addition, according to our previous analysing, we observe that with the increase in associativity, the miss rate decreases.

```
PIN:MEMLATENCIES 1.0. 0x0
                                                        Cache size = 32
                                                        Block size = 32
 # DCACHE stats
                                                        Associativity = 1
 # Ll Data Cache:
# Load-Hits:
# Load-Misses:
                       13802418752 97.40%
                         368354306 2.60%
 # Load-Accesses:
                      14170773058 100.00%
# Store-Hits:
# Store-Misses:
# Store-Accesses:
                        2041732968
 # Store-Hits:
                                      99.92%
                                      0.08%
                           1588648
                        2043321616 100.00%
# Total Total 7
                                      97.72%
2.28%
 # Total-Accesses: 16214094674 100.00%
PIN:MEMLATENCIES 1.0. 0x0
                                                        Cache size = 32
                                                        Block size = 32
# DCACHE stats
                                                        Associativity = 2
# L1 Data Cache:
# Load-Hits:
# Load-Misses:
                        13890439533 98.02%
                                      1.98%
                        280333516
# Load-Misses: 200333316 1.90%
# Load-Accesses: 14170773049 100.00%
# Store-Hits: 2042509659 99.96%
# Store-Misses: 811949 0.04%
# Store-Accesses: 2043321608 100.00%
# Total-Hits: 15932949192 98.27%
# Total-Misses: 281145465 1.73%
# Total-Accesses: 16214094657 100.00%
PIN:MEMLATENCIES 1.0. 0x0
                                                        Cache size = 32
                                                        Block size = 32
# DCACHE stats
                                                        Associativity = 4
#
# Ll Data Cache:
# Load-Hits:
                       13896900164 98.07%
# Load-Misses:
                         273872888 1.93%
# Load-Accesses:
                       14170773052 100.00%
# Store-Misses:
# Store-Hits:
                        2042799196
                                      99.97%
                           522416 0.03%
# Store-Accesses:
                        2043321612 100.00%
                        15939699360
# Total-Misses:
                                       98.31%
                          274395304
                                         1.69%
                        16214094664 100.00%
# Total-Accesses:
```


For the first three input values above, cache size and block are kept constant and cache associativity values have been increased. In addition to the first analysing, the cache size is increased. Thus, it has caused decreasing miss rate with the associativity.

Graphs for mul_block.c

Block Size	Cache size	Asso- ciativity	Load- Misses
16	16	1	5,11
16	16	2	4,11
16	16	4	3,99
32	16	1	3,42
32	16	2	3,26
32	16	4	2,06
64	16	1	5,02
64	16	2	4,67
64	16	4	1,45



Block Size	Cache size	Asso- ciativity	Load- Misses
32	8	1	8,02
32	8	2	4,71
32	8	4	2,4
32	32	1	2,6
32	32	2	1,98
32	32	4	1,93



As you see for Block size=32, load misses are decreasing when associativity is increase for cache size is 8. And the same as a cache size 8, for cache size 32, load misses are decreasing when associativity is increase.

Well, we can understand if we look the two graph above, when cache size is increasing, load miss is decreasing (when Block Size is the same). Because bigger cache size can exploit temporal locality better (but not always.)

mul.c

PIN:MEMLATENCIES 1.0	. 0x0		
#			Cache size $= 8$
# DCACHE stats			Block size $= 32$
# L1 Data Cache:			Associativity $= 1$
# Load-Hits:	11450919270	87.96%	
# Load-Misses:	1567243449	12.04%	
# Load-Accesses:	13018162719	100.00%	
#			
# Store-Hits:	2005581679		
<pre># Store-Misses: # Store-Accesses:</pre>	1531709		
# Store-Accesses:	2007113388	100.00%	
# Total-Hits:	13456500949	89.56%	
# Total-Misses:	1568775158		
# Total-Accesses:	15025276107	100.00%	
	21112		
PIN:MEMLATENCIES 1.0.	0x0		
# DCACHE stats			Cache size $= 8$
#			Block size $= 32$
# Ll Data Cache:			Associativity $= 2$
# Load-Hits:	11496755418		
# Load-Misses:	1521407310		
# Load-Accesses:	13018162728	100.00%	
# Store-Hits:	2005599109	99.92%	
# Store-Misses:	1514287	0.08%	
# Store-Accesses:	2007113396	100.00%	
#			
# Total-Hits:	13502354527		
<pre># Total-Misses: # Total-Accesses:</pre>	1522921597 15025276124	10.14%	
# IOCAL-ACCESSES.	13023270124	100.008	
DIN.MEMIAMENCIES 1 0	0**0		
PIN:MEMLATENCIES 1.0.	0x0		
#	0x0		Cache size = 8
	0x0		Block size $= 32$
# # DCACHE stats	0x0		
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits:</pre>	11497896209		Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses:</pre>	11497896209 1520266510	11.68%	Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses:</pre>	11497896209		Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses:</pre>	11497896209 1520266510	11.68%	Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: #</pre>	11497896209 1520266510 13018162719	11.68% 100.00% 99.92%	Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Store-Accesses:</pre>	11497896209 1520266510 13018162719 2005599217	11.68% 100.00% 99.92%	Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Store-Accesses: #</pre>	11497896209 1520266510 13018162719 2005599217 1514170 2007113387	11.68% 100.00% 99.92% 0.08% 100.00%	Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Store-Accesses: # # Total-Hits:</pre>	11497896209 1520266510 13018162719 2005599217 1514170 2007113387	11.68% 100.00% 99.92% 0.08% 100.00%	Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Store-Accesses: # # Total-Hits: # Total-Misses:</pre>	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13%	Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Total-Hits: # Total-Misses: # Total-Accesses:</pre>	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106	11.68% 100.00% 99.92% 0.08% 100.00%	Block size $= 32$
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Store-Accesses: # # Total-Hits: # Total-Misses:</pre>	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13%	Block size = 32 Associativity = 4
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Total-Hits: # Total-Misses: # Total-Accesses: # Total-Accesses:</pre>	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13%	Block size = 32 Associativity = 4 Cache size = 16
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Total-Hits: # Total-Hits: # Total-Accesses: # Total-Accesses: # DCACHE stats #</pre>	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Total-Hits: # Total-Hits: # Total-Accesses: # Total-Accesses: # DCACHE stats # L1 Data Cache:</pre>	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00%	Block size = 32 Associativity = 4 Cache size = 16
# # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # * Store-Hits: # Store-Misses: # * Total-Hits: # Total-Hits: # Total-Accesses: # * Total-Accesses: # * DCACHE stats # # L1 Data Cache: # Load-Hits:	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106 . 0x0	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16
<pre># # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # # Store-Hits: # Store-Misses: # Total-Hits: # Total-Hits: # Total-Accesses: # Total-Accesses: # DCACHE stats # L1 Data Cache:</pre>	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16
# # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # * Store-Hits: # Store-Misses: # * Total-Hits: # Total-Hits: # Total-Accesses: # * Total-Accesses: # * DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses:	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106 0x0	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16
# # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # * Store-Hits: # Store-Misses: # Total-Hits: # Total-Hits: # Total-Accesses: # DCACHE stats # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Misses: # Load-Accesses: # Store-Hits:	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106 0x0	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16
# # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # * Store-Hits: # Store-Misses: # Total-Hits: # Total-Misses: # Total-Accesses: # DCACHE stats # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Misses: # Store-Hits: # Store-Misses: # Store-Misses:	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106 0x0 11207587433 1810575289 13018162722 2005089583 2023807	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00% 86.09% 13.91% 100.00%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16
# # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # * Store-Hits: # Store-Misses: # Total-Hits: # Total-Misses: # Total-Accesses: # DCACHE stats # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Misses: # Store-Hits: # Store-Misses: # Store-Misses: # Store-Misses: # Store-Misses:	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106 0x0	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00% 86.09% 13.91% 100.00%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16
# # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # * Store-Hits: # Store-Misses: # Total-Hits: # Total-Misses: # Total-Accesses: # DCACHE stats # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Misses: # Store-Hits: # Store-Misses: # Store-Misses:	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106 0x0 11207587433 1810575289 13018162722 2005089583 2023807	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00% 86.09% 13.91% 100.00% 99.90% 0.10% 100.00%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16
# # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # * Store-Hits: # Store-Misses: # Total-Hits: # Total-Hits: # Total-Accesses: # DCACHE stats # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Misses: # Store-Accesses: # \$ Store-Accesses:	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106 0x0 11207587433 1810575289 13018162722 2005089583 2023807 2007113390	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00% 86.09% 13.91% 100.00% 99.90% 0.10% 100.00% 87.94%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16
# # DCACHE stats # # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Accesses: # * Store-Hits: # Store-Misses: # Total-Hits: # Total-Misses: # Total-Accesses: # DCACHE stats # L1 Data Cache: # Load-Hits: # Load-Misses: # Load-Misses: # Store-Accesses: # # Total-Hits: # Total-Hits: # Total-Hits: # Total-Hits: # Store-Misses: # Total-Hits:	11497896209 1520266510 13018162719 2005599217 1514170 2007113387 13503495426 1521780680 15025276106 0x0 11207587433 1810575289 13018162722 2005089583 2023807 2007113390 13212677016	11.68% 100.00% 99.92% 0.08% 100.00% 89.87% 10.13% 100.00% 86.09% 13.91% 100.00% 99.90% 0.10% 100.00% 87.94% 12.06%	Block size = 32 Associativity = 4 Cache size = 16 Block size = 16


P	IN:MEMLATENCIES 1.0.	0x0		Cache size = 16
#				Block size $= 32$
#	DCACHE stats			Associativity $= 1$
#	Ll Data Cache:			•
#	Load-Hits:	11502273549		
#	Load-Misses:	1515889179		
#	Load-Accesses:	13018162728	100.00%	
#	Store-Hits:	2005591471	99.92%	
#	Store-Misses:	1521925	0.08%	
#	Store-Accesses:	2007113396	100.00%	
##	Total-Hits:	13507865020	89.90%	
#	Total-Misses:	1517411104		
#	Total-Accesses:	15025276124	100.00%	
P	IN:MEMLATENCIES 1.0.	0x0		
#				Cache size = 16
#	DCACHE stats			Block size $= 64$
#	L1 Data Cache:			Associativity = 1
	Load-Hits:	11728156292	90.09%	rissociativity – r
#	Load-Misses:	1290006418	9.91%	
	Load-Accesses:	13018162710	100.00%	
##	Store-Hits:	2005834616	99.94%	
#	Store-Misses:	1278775		
#	Store-Accesses:	2007113391		
#	MIC NO. 14 CHARLES CO.			
	Total-Hits:	13733990908	91.41%	
	Total-Misses: Total-Accesses:	1291285193 15025276101	8.59%	
"	rotar nocesses.	10020270101	100.000	
DI	N·MEMIATENCIES 1 0	0×0		
PI #	N:MEMLATENCIES 1.0.	0x0		Carlandar 16
#	N:MEMLATENCIES 1.0. DCACHE stats	0x0		Cache size = 16
# # #	DCACHE stats	0x0		Block size $= 16$
# # # #	DCACHE stats Ll Data Cache:		84 60%	
# # # #	DCACHE stats	11013116713		Block size $= 16$
# # # # #	DCACHE stats Ll Data Cache: Load-Hits:		15.40%	Block size $= 16$
# # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses:	11013116713 2005046015 13018162728	15.40% 100.00%	Block size $= 16$
# # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits:	11013116713 2005046015 13018162728 2005093176	15.40% 100.00% 99.90%	Block size $= 16$
# # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	11013116713 2005046015 13018162728 2005093176 2020220	15.40% 100.00% 99.90% 0.10%	Block size $= 16$
# # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits:	11013116713 2005046015 13018162728 2005093176	15.40% 100.00% 99.90%	Block size $= 16$
# # # # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	11013116713 2005046015 13018162728 2005093176 2020220	15.40% 100.00% 99.90% 0.10%	Block size $= 16$
# # # # # # # # # # # #	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36%	Block size $= 16$
#############	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124	15.40% 100.00% 99.90% 0.10% 100.00%	Block size $= 16$
# # # # # # # # # # P	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36%	Block size = 16 Associativity = 2
######### P#	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0.	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36%	Block size = 16 Associativity = 2 Cache size = 16
# # # # # # # # # # P	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32
######################################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00%	Block size = 16 Associativity = 2 Cache size = 16
######################################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32
#######################################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32
######################################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32
############################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00% 88.39% 11.61% 100.00%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32
##########################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0 11506580913 1511581815 13018162728 2005600850 1512546	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00% 88.39% 11.61% 100.00% 99.92% 0.08%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32
############################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0 11506580913 1511581815 13018162728 2005600850	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00% 88.39% 11.61% 100.00% 99.92% 0.08%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32
##############################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0 11506580913 1511581815 13018162728 2005600850 1512546	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00% 88.39% 11.61% 100.00% 99.92% 0.08%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32
##############################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0 11506580913 1511581815 13018162728 2005600850 1512546 2007113396	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00% 88.39% 11.61% 100.00% 99.92% 0.08% 100.00%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32
#####################################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits:	11013116713 2005046015 13018162728 2005093176 2020220 2007113396 13018209889 2007066235 15025276124 0x0 11506580913 1511581815 13018162728 2005600850 1512546 2007113396	15.40% 100.00% 99.90% 0.10% 100.00% 86.64% 13.36% 100.00% 88.39% 11.61% 100.00% 99.92% 0.08% 100.00%	Block size = 16 Associativity = 2 Cache size = 16 Block size = 32

# #	DCACHE stats			Cache size = 16 Block size = 64 Associativity = 3
	Ll Data Cache:			rissociativity
	Load-Hits:	11749594440	90.26%	
#	Load-Misses:	1268568288		
	Load-Accesses:	13018162728	100.00%	
#	Store-Hits:	2005856297	99.94%	
	Store-Misses:	1257099		
	Store-Accesses:	2007113396		
#	Total-Hits:	13755450737	91.55%	
	Total-Misses:	1269825387	8.45%	
	Total-Accesses:	15025276124		
PI #	N:MEMLATENCIES 1.0.	0x0		Cache size = 16
	DCACHE stats			Block size = 16 Associativity =
	L1 Data Cache:			-
	Load-Hits:	11008273341	84.56%	
#	Load-Misses:	2009889387	15.44%	
	Load-Accesses:	13018162728	100.00%	
#	Store-Hits:	2005093100	99.90%	
#	Store-Misses:	2020296	0.10%	
#	Store-Accesses:	2007113396	100.00%	
#	Total-Hits:	13013366441	86 61%	
	Total-Misses:	2011909683		
	Total-Accesses:	15025276124		
	IN: MEMLATENCIES 1.0.	0x0		0 1 1 10
#	IN: MEMLATENCIES 1.0. DCACHE stats	0x0		Cache size = 16 Block size = 32
# # #		0x0		Block size $= 32$
# # #	DCACHE stats	0x0 11506803789	88.39%	Block size $= 32$
# # # #	DCACHE stats L1 Data Cache:		88.39% 11.61%	Block size $= 32$
######	DCACHE stats L1 Data Cache: Load-Hits:	11506803789		Block size $= 32$
#######	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses:	11506803789 1511358933	11.61%	Block size $= 32$
########	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses:	11506803789 1511358933 13018162722	11.61% 100.00%	Block size $= 32$
##########	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits:	11506803789 1511358933 13018162722 2005601160	11.61% 100.00% 99.92%	Block size $= 32$
###########	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	11506803789 1511358933 13018162722 2005601160 1512230	11.61% 100.00% 99.92% 0.08% 100.00%	Block size $= 32$
############	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390	11.61% 100.00% 99.92% 0.08% 100.00%	Block size $= 32$
#############	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949	11.61% 100.00% 99.92% 0.08% 100.00%	Block size $= 32$
#############	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07%	Block size $= 32$
############ P##	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07%	Block size = 32 Associativity =
############ O###	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07%	Block size = 32 Associativity = Cache size = 16 Block size = 64
###########	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07% 100.00%	Block size = 32 Associativity = Cache size = 16 Block size = 64
###########	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112 0x0	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07% 100.00%	Block size = 32 Associativity = Cache size = 16 Block size = 64
############	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112 0x0	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07% 100.00%	Block size = 32 Associativity = Cache size = 16 Block size = 64
#############	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112 0x0	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07% 100.00%	Block size = 32 Associativity = Cache size = 16 Block size = 64
##############	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112 0x0	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07% 100.00%	Block size = 32 Associativity = Cache size = 16 Block size = 64
#####################################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112 0x0 11755579834 1262582882 13018162716 2005855442 1257942	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07% 100.00% 90.30% 9.70% 100.00%	Block size = 32 Associativity = Cache size = 16 Block size = 64
############################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112 0x0 11755579834 1262582882 13018162716 2005855442	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07% 100.00%	Block size = 32 Associativity = Cache size = 16 Block size = 64
###############################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112 0x0 11755579834 1262582882 13018162716 2005855442 1257942	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07% 100.00% 90.30% 9.70% 100.00%	Block size = 32 Associativity = Cache size = 16 Block size = 64
#####################################	DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses: Total-Hits: Total-Misses: Total-Accesses: IN:MEMLATENCIES 1.0. DCACHE stats L1 Data Cache: Load-Hits: Load-Misses: Load-Accesses: Store-Hits: Store-Misses: Store-Accesses:	11506803789 1511358933 13018162722 2005601160 1512230 2007113390 13512404949 1512871163 15025276112 0x0 11755579834 1262582882 13018162716 2005855442 1257942 2007113384	11.61% 100.00% 99.92% 0.08% 100.00% 89.93% 10.07% 100.00% 90.30% 9.70% 100.00%	Associativity = 6

	PIN:MEMLATENCIES 1.0.	0x0		
#	DCACHE stats			Cache size $= 32$
#				Block size $= 32$
	Ll Data Cache:			Associativity $= 1$
		11864314921	91.14%	,
#	Load-Misses:	1153847798	8.86%	
#	Load-Accesses:	13018162719	100.00%	
#	ŧ			
#		2005850727		
#			0.06%	
#		2007113388	100.00%	
#		12070165640	00 210	
		13870165648 1155110459		
	Total-Accesses:	15025276107		
П	Total-Accesses.	13023270107	100.000	
	PIN:MEMLATENCIES 1.0.	0x0		
	# DONGUE			Cache size $= 32$
	# DCACHE stats #			Block size $= 32$
	# # Ll Data Cache:			Associativity = 2
	# Load-Hits:	11767126417	90.39%	rissociativity – 2
	# Load-Misses:	1251036302		
	# Load-Accesses:			
	#			
	# Store-Hits:	2005608580		
	# Store-Misses:		0.07%	
	# Store-Accesses:	2007113387	100.00%	
	# # Total-Hits:	12772724007	01 669	
		13772734997 1252541109		
	# Total-Accesses:	15025276106		
		10020270200		
	PIN:MEMLATENCIES 1.0.	0x0		
#				Cache size $= 32$
#				Block size $= 32$
#	L1 Data Cache:			Associativity $= 4$
#	Load-Hits:	11596489833	89 08%	71330Clativity = 4
	Load-Misses:	1421672886	10.92%	
	Load-Accesses:	13018162719		
#				
#	Store-Hits:	2005609574	99.93%	
#	Store-Misses:	1503814	0.07%	
#		2007113388	100.00%	
#				
	Total-Hits:	13602099407	90.53%	
	Total-Misses:	1423176700	9.47%	
#	Total-Accesses:	15025276107	100.00%	


Graphs for mull.c

Block Size	Cache size	Asso- ciativity	Load- Misses
16	16	1	13,91
16	16	2	15,4
16	16	4	15,44
32	16	1	11,64
32	16	2	11,61
32	16	4	11,61
64	16	1	9,91
64	16	2	9,74
64	16	4	9,7



For 16 block size, miss rate is increased because of the array size is greater than block size. Thus, even the associativity is increased, miss rate is not decreased. However, other block sizes, the miss rate is decreased because of the array size is not bigger than block size and, the associativity is increased. Thus, when the block size is increased, the miss rate is decreased because of spatial locality.

Block Size	Cache size	Asso- ciativity	Load- Misses
32	8	1	12,04
32	8	2	11,69
32	8	4	11,68
32	32	1	8,86
32	32	2	9,61
32	32	4	10,92



High cache size does not always give positive results for miss rate. In this example, where the cache size is 32 although associativity has increased, the miss rate has also increased. Due to the size of the array in the process, when the cache was big for you, it had a negative effect on the miss rate and caused the miss rate to increase.

As I mentioned above, we can understand if we look the two graphs above, when cache size is increasing, load miss is decreasing (when Block Size is the same). Because bigger cache size can exploit temporal locality better.

 $L1 \ Size = [KB], \ Block \ size = [B], \ L1 \ Associativity$


OPTIONAL PART

As we learned in the last lab lesson, I set the Run time to GPU in Google Collaborate. I have uploaded the necessary files. Then I ran the given commands in the cells in order.


!apt-get --purge remove cuda nvidia* libnvidia-* !dpkg -l | grep cuda- | awk '{print \$2}' | xargs -n1 dpkg --purge !apt-get remove cuda-* !apt autoremove !apt-get update $! wget\ https://developer.nvidia.com/compute/cuda/9.2/Prod/local_installers/cuda-repoubuntu1604-9-2-local_9.2.88-1_amd64-O\ cuda-repo-ubuntu1604-9-2-local_9.2.88-1_amd64-O\ cuda-repo-ubuntu1604-9-2-local_9.2.88-1_amd64-0\ cuda-repo-ubuntu1604-9-2-local_9.2.88-1_amd64-0\ cuda-repo-ubuntu1604-9-2-local_9.2.88-1_amd64-0\ cuda-repo$ 1 amd64.deb !dpkg -i cuda-repo-ubuntu1604-9-2-local_9.2.88-1_amd64.deb lapt-key add /var/cuda-repo-9-2-local/7fa2af80.pub lapt-get update !apt-get install cuda-9.2 !nvcc tiled_version.cu -o res !echo "experiment 1" !./res matrix_2048.txt 32 naive !./res matrix_2048.txt 32 tiled !echo "experiment 2" !./res matrix_2048.txt 16 naive !./res matrix_2048.txt 16 tiled !echo "experiment 3" !./res matrix_1024.txt 32 naive !./res matrix_1024.txt 32 tiled !echo "experiment 4" !./res matrix_1024.txt 16 naive !./res matrix_1024.txt 16 tiled



In Windows Operating system, I tried to run Nvdia Compute; I had this error;



Then I tried to run Nvdia Nsight Compute Compute in linux operating system. But I had this error.



Then I decided to draw myself from teaching our lecture video and our textbook.

This is my result.

Experiments	Block Size	Execution Time
2048 naive	32	51,56
2048 tiled	32	42,48
2048 naive	16	71,88
2048 tiled	16	49,26
1024 naive	32	6,49
1024 tiled	32	5,39
1024 naive	16	8,98
1024 tiled	16	6,16



We understand if we look the graph, when block size is decrease, execution time is increasing.



REFERANCES

- 1. CENG311 Computer Architecture Cache Performance: Lecture PDF by Işıl ÖZ,(IZTECH, Fall 2021 07 January 2022)
- 2. Design of Digital Circuits Lecture 23b: Memory Organization & Technology by Onur MUTLU (ETH Zürich, Spring 2018) https://www.youtube.com/watch?v=sweCA3836C0
- 3. Design of Digital Circuits Lecture 25a: More Caches by Onur MUTLU by Onur MUTLU (ETH Zürich, Spring 2018) https://www.youtube.com/watch?v=kMUZKjaPNWo
- 4. Computer Organization and Design: The Hardware/Software Interface by Hennessy/Patterson, 5th Edition.