Dashboard / My courses / 571 - Computer Engineering / CENG 232 - All Sections / June 1 - June 7 / Ceng 232 MT-2

Started on Tuesday, June 1, 2021, 10:40 AM

State Finished

Completed on Tuesday, June 1, 2021, 12:09 PM


Time taken 1 hour 29 mins

Grade 72.00 out of 100.00

Question **1**Correct

4.00 points out of 4.00

Describe the function of the sequential circuit having the following state diagram. Note that the circuit has one input, X, and one output Y.



- Detects 00 patterns coming through an input line X. The circuit output Y is 1 when a 00 pattern is detected, 0 otherwise.
- b. Detects 01 patterns coming through an input line X. The circuit output Y is 1 when a 01 pattern is detected, 0 otherwise.

Oc. Detects 10 patterns coming through an input line X. The circuit output Y is 1 when a 10 pattern is detected, 0 otherwise.

Od. Detects 11 patterns coming through an input line X. The circuit output Y is 1 when a 11 pattern is detected, 0 otherwise.

Your answer is correct.

The correct answer is:

Detects 01 patterns coming through an input line X. The circuit output Y is 1 when a 01 pattern is detected, 0 otherwise.

Question 2
Incorrect
0.00 points out of 3.00

A binary ripple counter uses flip-flops that trigger on the positive edge of the clock. What will be the count if the complement outputs of the flip-flops are connected to the clock

a. A count down counter

×

- O b. A BCD counter
- o. Nothing happens
- od. A count up counter

Your answer is incorrect.

The correct answer is:

A count up counter

Question **3**Incorrect

0.00 points out of 4.00

How many states are left when you reduce the number of states in the following state table?

	Next	State	Out	put
Present State	x = 0	x = 1	x = 0	x = 1
а	f	b	0	0
ь	d	c	0	0
C	f	e	0	0
d	g	a	1	0
e	d	c	0	0
f	f	Ь	1	1
8	8	h	0	1
h	g	a	1	0

	a.	4
_		

o b. 5

• c. 6

od. 3


×

Your answer is incorrect.

The correct answer is:

5

Starting from state 00 in the state diagram below, determine the state transitions that will be generated when an input sequence of 011000110 is applied.



o a. input: 0 11 0 0 0 11 0

state: 01-10-10-10-11-00-00-01-10

O b. input: 0 11 0 0 0 11 0

state: 01-11-00-01-10-10-11-11-00

c. input: 011000110

state: 01-10-10-11-00-01-10-10-11

Od. input: 011000110

state: 01-10-10-11-00-01-11-10-10

Your answer is correct.

The correct answer is: input: 0 1 1 0 0 0 1 1 0

state: 01-10-10-11-00-01-10-10-11

Given the state table of a sequential circuit, what are the FF input equations if D-FFs are used and unused states are treated as don't care conditions?

Present	Input	Next	Output
State		State	
100000000000000000000000000000000000000	(X)	20.20	(Z)
Q_1 Q_2	10 00	Q_1 Q_2	5.3 (6)
0 0	0	0 1	0
200000 WOADD	555.0	90.310	(6, 6)
0 0	1	0 0	0
0 1	0	0 1	0
		-	
0 1	1	1 0	1
	_		_
1 0	0	0 1	0
1 0	1	0 0	0
1 1	0	х	х
		//	
1 1	1	х	х

$$\bigcirc$$
 a. $D_2 = Q_2' X$
 $D_1 = X(Q_1' + Q_2')$

O b.
$$D_2 = Q_2' Q_1 X$$

 $D_1 = Q_2' X$

• c.
$$D_2 = Q_2 X$$

 $D_1 = X'$

Od.
$$D_2 = Q_2' X$$


 $D_1 = Q_2' Q_1 X$

Your answer is correct.

The correct answers are:

```
D_2 = Q_2' Q_1 X
D_1 = Q_2' X,
D_2 = Q_2 X
D_1 = X',
D_2 = Q_2' X
D_1 = X',
D_2 = Q_2' X
D_1 = Q_2' X
D_1 = Q_2' Q_1 X,
D_2 = Q_2' X
D_1 = X(Q_1' + Q_2')
```

Question **6**Incorrect
0.00 points out of 3.00



Which of the following changes convert the above serial adder (A+B) to a serial subtractor (A-B)?

- a. Replace D flip-flop with JK flip-flop
- b. Complement the serial output of shift register B with an inverter and set the initial value of the carry to 1
- c. Replace Full Adder (FA) with Full Subtractor (FS)


 $\,\,\,$ d. Replace AND gate with NAND gate and $\,$ set the initial value of the carry to 0 $\,$

Your answer is incorrect.

The correct answer is:

Complement the serial output of shift register B with an inverter and set the initial value of the carry to 1

Question 7 Incorrect 0.00 points out of 3.00
The characteristic equation of D-flip-flop implies that a. the next state is dependent on present state b. the next state is dependent on previous state. c. the next state is independent on previous state. d. the next state is independent of present state.
Your answer is incorrect. The correct answer is: the next state is independent of present state.
Question 8 Correct 3.00 points out of 3.00
A DRAM must be a. always enabled b. programmed before each use c. refreshed periodically d. replaced periodically
Your answer is correct. The correct answer is: refreshed periodically
Question 9 Correct 4.00 points out of 4.00
Given the following circuit diagram, which one is the state table of this circuit?



○ a.

Present	State		Next	State		Output	FF	Inputs	
Q ₂	Q ₁	\mathbf{Q}_0	Q ₂	Q ₁	Q ₀	Υ	D ₂	D ₁	D ₀
0	0	0	0	0	1	0	0	0	0
0	0	1	1	0	1	1	1	0	0
0	1	0	1	0	0	0	1	0	1
0	1	1	0	0	0	1	0	0	1
1	0	0	1	1	1	0	1	1	0
1	0	1	0	1	1	1	0	1	0
1	1	0	0	1	0	0	0	1	1
1	1	1	1	1	0	1	1	1	1

O b.

Present	State		Next	State		Output	FF	Inputs	,
Q ₂	Q_1	Q ₀	Q ₂	Q_1	\mathbf{Q}_0	Y	D ₂	D ₁	D ₀
0	0	0	0	1	0	0	0	0	0
0	0	1	1	1	0	1	1	0	0
0	1	0	1	1	1	0	1	0	1
0	1	1	0	1	1	1	0	0	1
1	0	0	1	0	0	0	1	1	0
1	0	1	0	0	0	1	0	1	0
1	1	0	0	0	1	0	0	1	1
1	1	1	1	0	1	1	1	1	1

• C.

Present	State		Next	State		Output	FF	Inputs	
Q ₂	Q ₁	\mathbf{Q}_0	Q ₂	Q ₁	\mathbf{Q}_{0}	Y	D ₂	D ₁	D ₀
0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	1	1	0	0
0	1	0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0	0	1
1	0	0	1	1	0	0	1	1	0
1	0	1	0	1	0	1	0	1	0
1	1	0	0	1	1	0	0	1	1
1	1	1	1	1	1	1	1	1	1

O d.

Present	State		Next	State		Output	FF	Inputs	
Q ₂	Q ₁	\mathbf{Q}_0	Q ₂	Q ₁	Q ₀	Y	D ₂	D ₁	D ₀
0	0	0	1	0	0	0	0	0	0
0	0	1	0	0	0	1	1	0	0
0	1	0	0	0	1	0	1	0	1
0	1	1	1	0	1	1	0	0	1
1	0	0	0	1	0	0	1	1	0
1	0	1	1	1	0	1	0	1	0
1	1	0	1	1	1	0	0	1	1
1	1	1	0	1	1	1	1	1	1

Your answer is correct.

The correct answer is:


Present	State		Next	State		Output	FF	Inputs	
Q ₂	Q ₁	\mathbf{Q}_0	Q ₂	Q ₁	\mathbf{Q}_0	Υ	D ₂	D ₁	D ₀
0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	1	1	0	0
0	1	0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0	0	1
1	0	0	1	1	0	0	1	1	0
1	0	1	0	1	0	1	0	1	0
1	1	0	0	1	1	0	0	1	1
1	1	1	1	1	1	1	1	1	1

Question 10
Correct

3.00 points out of 3.00

You are given the following 4-bit binary counter with input load capability through input pins l_3 to l_0 . Note that E (Enable) and D (Disable) are control signals, and there is a clock input connected to the counter. You need to connect the counter and gates given in the figure without additional gates to count in the following sequence:

 $0,\,1,\,2,\,3,\,5,\,6,\,7,\,13,\,14,\,15,\,0,\,1,\,2,\,3,\,5,\,6,\,7,\,13,\,14,\,15,\,0...$



 $(Hint: In \ binary \ it \ should \ count \ as: \ 0000-0001-0010-0011-0101-0110-0111-1101-1110-1111-0000-...)$

What is the expression for Load input?

- oa. Q3Q2'Q0
- b. Q3'Q1Q0
- o. Q2'Q1Q0
- od. Q3Q1Q0'

Your answer is correct.

The correct answer is: Q3'Q1Q0

Question 11

Incorrect

0.00 points out of 3.00

A register is defined as

- o a. the group of latches suitable for storing 1 bit of information.
- o b. the group of flip-flops suitable for storing 1 bit of information.
- o. the group of flip-flops suitable for storing binary information.
- d. the group of latches suitable for storing binary information.

×

Your answer is incorrect.

The correct answer is:


the group of flip-flops suitable for storing binary information.

Question 12

Correct

3.00 points out of 3.00

The serial adder below uses two four-bit registers. Register A holds the binary number 0101 and register B holds 0111. The carry flip-flop is initially reset to 0. What are the binary values in register A and carry flip-flop after each shift?



- a. A = 0101, 0001,1000,1100 Carry = 1, 1, 1, 0
- o b. A = 0010, 0001,1000,1100 Carry = 1, 0, 1, 0
- oc. A = 0101, 0010, 0001,1000 Carry = 1, 0, 1, 0
- d. A = 0010, 0001,1000,1100 Carry = 1, 1, 1, 0

~

Your answer is correct.

The correct answer is:


A = 0010, 0001,1000,1100 Carry = 1, 1, 1, 0

Question 13

Correct

4.00 points out of 4.00

A sequential circuit has three D flip-flops *A*, *B*, and *C*, one input *x* and one output *y*. The state diagram is shown below. The circuit is designed by treating the unused states as don't care conditions. What are the next-state and output equations?



$$D_B = A + BCx + C'x'$$

$$\mathsf{D}_\mathsf{C} = \mathsf{A}\mathsf{x}' + \mathsf{A}'\mathsf{B}'\mathsf{x}' + \mathsf{C}\mathsf{x}'$$

$$Y = A$$

$$D_B = A + BCx + C'x'$$

$$\mathsf{D}_\mathsf{C} = \mathsf{A}\mathsf{x} + \mathsf{A}'\mathsf{B}'\mathsf{x}' + \mathsf{C}\mathsf{x}'$$

$$Y = A'x$$

$$D_B = A + C'x + BCx$$

$$\mathsf{D}_\mathsf{C} = \mathsf{A}\mathsf{x} + \mathsf{C}\mathsf{x}'$$

$$Y = x$$

$$\bigcirc$$
 d. $D_A = A'Bx$

$$D_B = A + BCx + C'x'$$

$$D_C = Ax + A'B'x'$$

Your answer is correct.

The correct answer is:

$$D_A = A'B'x$$


$$D_B = A + BCx + C'x'$$

$$D_C = Ax + A'B'x' + Cx'$$

Y = A'x

Question 14
Correct
3.00 points out of 3.00
A DRAM chip uses two dimensional address multiplexing. The row address pins are 1 bit longer than the 15-bit column addresses. What is the capacity of the memory if it uses 1 byte words?
 a. 2 MB b. 2 GB c. 64 KB d. 32 KB
Your answer is correct. The correct answer is: 2 GB

Starting from state 00 in the state diagram below, what is the output sequence that will be generated when an input sequence of 11101100 is applied?



a. input: 11101100output: 00110010

b. input: 11101100output: 00010010

output: 01010010

Od. input: 11101100 output: 0001011

Your answer is correct.

The correct answer is: input: 11101100 output: 00010010


Question 16

Incorrect

0.00 points out of 3.00


Given the following K-maps for two logic functions X and Y respectively. How would you program the function with the given PAL device below.

\	AΒ			
CD)	0	0	1	0
	0	0	0	1
	1	0	0	0
	0	1	0	0









- \bigcirc a. X = AB'C'D + A'B'CD + Z
 - Y = AB'C' + A'B'C + Z
 - Z = ABC'D' + A'BCD'
- b. X = ABC'D' + A'B'CD + A'BCD' + AB'C'D
 - $\mathsf{Y} = \mathsf{AC'D'} + \mathsf{AB'C'} + \mathsf{A'B'C} + \mathsf{A'CD'}$
- $\,\bigcirc\,$ c. It can not be done with the given device
- - Y = AB'C' + A'B'C + Z
 - Z = AB'C'D + A'B'CD

Your answer is incorrect.

The correct answer is:

X = AB'C'D + A'B'CD + Z


Y = AB'C' + A'B'C + Z

Z = ABC'D' + A'BCD'

×

Question **17**Incorrect
0.00 points out of 3.00

Consider the following circuit with four inputs F(A,B,C,D) and a single output F. (Note that the cables do not touch where they cross.)



Assume that you will implement the given function using a ROM. There are ______ AND Gates in the smallest ROM that implements this function. Now, assume that you will implement the given function using a PAL instead of a ROM. The smallest number of AND Gates needed by a PLA implementation of this function is ______.

Choose the option to complete the given sentence in a correct way.

oa. 8-4

• b. 8 - 3

o. 16 - 4

od. 16 - 8

Your answer is incorrect.

The correct answer is:

16 - 4


Question 18	
Correct	
3.00 points out of 3.00	
When a HIGH is applied to the S and LOW input applied to the R input of an SR latch, then	
a. Both Q and Q' outputs go HIGH.	
○ b. Q' output goes HIGH.	
c. Q output goes LOW.	
d. Q output goes HIGH.	~
Your answer is correct.	
The correct answer is:	
Q output goes HIGH.	
Question 19	
Correct	
3.00 points out of 3.00	
An asynchronous counter differs from a synchronous counter in	
An asynchronous counter differs from a synchronous counter in	~
An asynchronous counter differs from a synchronous counter in a. the number of states in its sequence	~
An asynchronous counter differs from a synchronous counter in a. the number of states in its sequence b. the method of clocking	*
An asynchronous counter differs from a synchronous counter in a. the number of states in its sequence b. the method of clocking c. the use of self correction mechanism	*
An asynchronous counter differs from a synchronous counter in a. the number of states in its sequence b. the method of clocking c. the use of self correction mechanism	*
An asynchronous counter differs from a synchronous counter in a. the number of states in its sequence b. the method of clocking c. the use of self correction mechanism d. the type of flip-flops used Your answer is correct.	*
An asynchronous counter differs from a synchronous counter in a. the number of states in its sequence b. the method of clocking c. the use of self correction mechanism d. the type of flip-flops used Your answer is correct. The correct answer is:	*
An asynchronous counter differs from a synchronous counter in a. the number of states in its sequence b. the method of clocking c. the use of self correction mechanism d. the type of flip-flops used Your answer is correct.	*

Question **20**Correct

3.00 points out of 3.00

You are given the following 4-bit binary counter with input load capability through input pins l_3 to l_0 . Note that E (Enable) and D (Disable) are control signals, and there is a clock input connected to the counter. You need to connect the counter and gates given in the figure without additional gates to count in the following sequence:

 $0,\,1,\,2,\,3,\,5,\,6,\,7,\,13,\,14,\,15,\,0,\,1,\,2,\,3,\,5,\,6,\,7,\,13,\,14,\,15,\,0...$



(Hint: In binary it should count as: 0000-0001-0010-0011-0101-0110-0111-1101-1110-1111-0000-...)

What is the expression for I_3 input?

- a. Q0
- b. Q2
- o. Q1
- d. Q3

Your answer is correct.

The correct answer is:

Q2

Question 21
Correct
3.00 points out of 3.00

The logic circuits whose outputs at any instant of time depends not only on the present input but also on the past outputs are called

a. combinational circuits.

b. sequential circuits.

c. short circuits.

d. series circuits.

Your answer is correct.

The correct answer is: sequential circuits.

Question **22**Correct

4.00 points out of 4.00

Consider the design of a simple elevator controller. The building has two floors, an UP button on the first floor, a DOWN button on the second floor, and two buttons (FIRST and SECOND) inside the elevator indicating the floor to go to. While you can make assumptions, the behavior of the system has to be reasonable. For example, pressing the "SECOND" button with the elevator on the second floor causes the elevator to remain there with its door OPEN. Assume no buttons can be pressed simultaneously.


Show the state diagram of this problem, labeling all state transitions. Use the input / output representational conventions when labeling the state transitions.


INPUTS: UP, DOWN, FIRST, SECOND


OUTPUTS: MOVEDOWN, MOVEUP, OPEN, CLOSE


STATES: FIRST FLOOR

SECOND FLOOR










Question **23**Correct
3.00 points out of 3.00


The register is a type of

- a. sequential circuit.
- o b. central processing unit (CPU).
- \bigcirc c. combinational circuit.
- Od. latches.

Your answer is correct.

The correct answer is: sequential circuit.





- \bigcirc a. A(t+1) = x'y + xB
 - B(t+1) = x'A + xB

Z = B

- \bigcirc b. A(t+1) = x'y + xA
 - B(t+1) = x'A + x'B

Z = A

- C. A(t+1) = x'y + xA
 - $\mathsf{B}(\mathsf{t+1}) = \mathsf{x}\mathsf{A} + \mathsf{x}'\mathsf{B}$

Z = B

- \bigcirc d. A(t+1) = x y + xB
 - B(t+1) = x'A + xB

Z = A

Your answer is correct.

The correct answer is:


A(t+1) = x'y + xA

B(t+1) = xA + x'B

Z = B

Question 25
Correct
3.00 points out of 3.00
The main difference between a register and a counter is:
 a. a register has no specific sequence of states.
b. a counter has no specific sequence of states.
c. a register has capability to store 1 bit of information, but counter can store n-bits.
od. a register counts data.
Your answer is correct.
The correct answer is: a register has no specific sequence of states.
Question 26
Incorrect
0.00 points out of 3.00
In order to build a RAM with 64-byte total storage capacity and a word size of 8 bits using 32x4 RAMs and decoders, we need
bit address lines, we need 32x4 RAM chips together with decoder(s) to build the RAM.
○ a. 6 – 4 – 1
● b. 8 – 2 – 1
○ c. 8-2-0
d. 6-4-0
○ d. 6 – 4 – 0
○ d. 6 – 4 – 0
Od. 6 – 4 – 0 Your answer is incorrect.
Your answer is incorrect. The correct answer is:
Your answer is incorrect.

Question 27
Correct
3.00 points out of 3.00
The difference between a flip-flop and a latch is:
o a. both are the same.
○ b. a flip-flop consists of an extra output.
• c. a latch is a level sensitive device while a flip-flops is an edge sensitive device.
od. a latch has two inputs but a flip-flop has one input.
Your answer is correct.
The correct answer is:
a latch is a level sensitive device while a flip-flops is an edge sensitive device.
Question 28
Correct
3.00 points out of 3.00
·
Which of the following statements is correct about memory?
a. ROM is a random output memory
b. Stored data is lost if power is removed from a static RAM
c. A memory cell can store a byte of data
○ d. The read operation erases the data byte
Your answer is correct.
The correct answer is:
Stored data is lost if power is removed from a static RAM
Question 29 Correct
4.00 points out of 4.00
4.00 points out of 4.00
Given the state diagram below, what are the next state equations if we use T-FFs in the circuit?



Q(t)	Q(t=1)	T
0	0	0
0	1	1
1	0	1
1	1	0

$$\bigcirc$$
 a. $T_A = A'B + Bx'$
 $T_B = A'x + Bx' + A'Bx$

$$\bigcirc$$
 b. $T_A = AB + Bx'$
 $T_B = A'x + Bx' + A'Bx$

• C.
$$T_A = A'B + Bx'$$

 $T_B = Ax' + Bx' + A'Bx$

Your answer is correct.

The correct answer is:

$$T_A = A'B + Bx'$$

$$T_B = Ax' + Bx' + A'Bx$$

	Question 30	
lı	ncorrect	
0	0.00 points out of 3.00	
	A J-K flip-flop with $J = 1$ and $K = 1$ has a 20 kHz clock input. The Q output is	
	○ a. constantly LOW.	
	○ b. a 10 kHz square wave.	
	o. constantly HIGH.	
	• d. a 20 kHz square wave.	×
	Your answer is incorrect.	
	The correct answer is: a 10 kHz square wave.	
	■ Consent Form For Turkish Personal Data Protection	
	Jump to	\$

232-Lecture-9-Algorithmic-State-Machines-v2.0 ▶