# CS:APP Chapter 4 Computer Architecture Logic Design

CENG331 - Computer Organization (Section 1)

Murat Manguoglu

Adapted from slides of the textbook: http://csapp.cs.cmu.edu/

# Overview of Logic Design


### Fundamental Hardware Requirements

- Communication
  - How to get values from one place to another
- Computation
- Storage

### Bits are Our Friends


- Everything expressed in terms of values 0 and 1
- Communication
  - Low or high voltage on wire
- Computation
  - Compute Boolean functions
- Storage
  - Store bits of information

# **Digital Signals**




- Use voltage thresholds to extract discrete values from continuous signal
- Simplest version: 1-bit signal
  - Either high range (1) or low range (0)
  - With guard range between them
- Not strongly affected by noise or low quality circuit elements
  - Can make circuits simple, small, and fast


# Computing with Logic Gates



- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs
  - With some, small delay




### **Combinational Circuits**




- Acyclic Network of Logic Gates
  - Continously responds to changes on primary inputs
  - Primary outputs become (after some delay) Boolean functions of primary inputs

# Bit Equality




- Generate 1 if a and b are equal
- Hardware Control Language (HCL)
  - Very simple hardware description language
    - Boolean operations have syntax similar to C logical operations
  - We'll use it to describe control logic for processors

# Word Equality




### **Word-Level Representation**



### **HCL Representation**

bool Eq = 
$$(A == B)$$




• 64-bit word size

Eq


- HCL representation
  - Equality operation
  - Generates Boolean value

# Bit-Level Multiplexor




- Control signal s
- Data signals a and b
- •Output a when s=1, b when s=0

# Word Multiplexor



### **Word-Level Representation**




### **HCL Representation**

```
int Out = [
   s : A;
   1 : B;
1:
```

- Select input word A or B depending on control signal s
- HCL representation
  - Case expression
  - Series of test : value pairs
  - Output value for first successful test

# HCL Word-Level Examples

### Minimum of 3 Words




- Find minimum of three input words
- HCL case expression

: C;

Final case guarantees match


### 4-Way Multiplexor



```
int Out4 =
  !s1&&!s0: D0;
  !s1
           : D1;
  !s0
           : D2;
           : D3;
];
```

- Select one of 4 inputs based on two control bits
- HCL case expression
- Simplify tests by assuming sequential matching


# Arithmetic Logic Unit





- Combinational logic
  - Continuously responding to inputs
- Control signal selects function computed
  - Corresponding to 4 arithmetic/logical operations in Y86-64
- Also computes values for condition codes

# Storing 1 Bit

### **Bistable Element**









# Storing 1 Bit (cont.)

### **Bistable Element**




# Physical Analogy




# Storing and Accessing 1 Bit


### **Bistable Element**




### R-S Latch (Flip-Flop)




### Resetting




### **Setting**




### **Storing**




# 1-Bit Latch (Flip-Flop)



### Latching




### **Storing**




# Transparent 1-Bit Latch

### Latching





### **Changing D**



- When in latching mode, combinational propogation from D to Q+ and Q-
- Value latched depends on value of D as C falls

# Edge-Triggered Latch






- Only in latching mode for brief period
  - Rising clock edge
- Value latched depends on data as clock rises
- Output remains stable at all other times


# Registers

### **Structure** İ<sub>7</sub> 07 Q+ İ6 06 Q+ İ<sub>5</sub> 05 Q+ **i**<sub>4</sub> $O_4$ Q+ $i_3$ Q+ 03 $i_2$ 02 Q+ İ<sub>1</sub> 01 Q+ $i_0$ Q+ $O_0$ Clock




- Stores word of data
  - Different from program registers seen in assembly code
- Collection of edge-triggered latches
- Loads input on rising edge of clock

# Register Operation




- Stores data bits
- For most of time acts as barrier between input and output
- As clock rises, loads input


# State Machine Example



- Accumulator circuit
- Load or accumulate on each cycle




# Random-Access Memory




- Stores multiple words of memory
  - Address input specifies which word to read or write
- Register file
  - Holds values of program registers
  - %rax, %rsp, etc.
  - Register identifier serves as address
    - ID 15 (0xF) implies no read or write performed
- Multiple Ports
  - Can read and/or write multiple words in one cycle
    - Each has separate address and data input/output

# Register File Timing



- Reading
  - Like combinational logic
  - Output data generated based on input address
    - After some delay
- Writing
  - Like register
  - Update only as clock rises



<u>Architecture</u>	GPRs/data+address register	<u>s FP</u> <u>s registers</u>
z/Architecture	16	16
Xilinx Spartan	1	3
Xeon Phi <sup>[7]</sup>	16	32
x86-64 <sup>[6][5]</sup>	16	16
W65C816S	1	0
SPARC	31	32
SH 16-bit	1	6
Power Architecture	32	32
PIC microcontroller	1	0
Motorola 68k <sup>[9]</sup>	8 data (d0-d7), 8 address (a0 a7)	8 (if FP present)
Motorola 6800 <sup>[8]</sup>	2 data, 1 index	0
<u>MIPS</u>	31	32
<u>Itanium</u>	128	128
<u>IBM/360</u>	16	4 (if FP present)
IBM POWER	32	32
IBM Cell SPE	0	1
<u>IA-32<sup>[5]</sup></u>	8	stack of 8 (if FP present), 8 (if SSE/MMX present)
<u>Epiphany</u>	64 (per core)	
Emotion Engine	4	1 + 32
CUDA	1	8/16/32/64/128
AVR microcontroller	32	0
ARM 64/32-bit[12]	31	32
ARM 32-bit	14	Varies (up to 32)
<u>Alpha</u>	31	31
8080[3]	1 accumulator, 6 others	0
8008[2]	1 accumulator, 6 others	O Source: https://en.wikipedia.org/wiki/Processor_register
<u>6502</u>	1	0
<u>65002</u>	1	0
4004[1]	1 accumulator, 16 others	0
16-bit x86 <sup>[4]</sup>	8	stack of 8 (if FP present)

# Summary

### Computation

- Performed by combinational logic
- Computes Boolean functions
- Continuously reacts to input changes

### Storage

- Registers
  - Hold single words
  - Loaded as clock rises
- Random-access memories
  - Hold multiple words
  - Possible multiple read or write ports
  - Read word when address input changes
  - Write word as clock rises