

CS:APP Chapter 4

Computer Architecture

Logic Design

CENG331 - Computer Organization (Section 1)


Murat Manguoglu

Adapted from slides of the textbook: <http://csapp.cs.cmu.edu/>

Overview of Logic Design


- Fundamental Hardware Requirements
 - Communication
 - How to get values from one place to another
 - Computation
 - Storage
- Bits are Our Friends
 - Everything expressed in terms of values 0 and 1
 - Communication
 - Low or high voltage on wire
 - Computation
 - Compute Boolean functions
 - Storage
 - Store bits of information

Digital Signals




- Use voltage thresholds to extract discrete values from continuous signal
- Simplest version: 1-bit signal
 - Either high range (1) or low range (0)
 - With guard range between them
- Not strongly affected by noise or low quality circuit elements
 - Can make circuits simple, small, and fast


Computing with Logic Gates



- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs
 - With some, small delay




Combinational Circuits



- **Acyclic Network of Logic Gates**

- Continuously responds to changes on primary inputs
- Primary outputs become (after some delay) Boolean functions of primary inputs

Bit Equality




HCL Expression


```
bool eq = (a&&b) || (!a&&!b)
```

- Generate 1 if a and b are equal
- **Hardware Control Language (HCL)**
 - Very simple hardware description language
 - Boolean operations have syntax similar to C logical operations
 - We'll use it to describe control logic for processors

Word Equality



Word-Level Representation




HCL Representation

`bool Eq = (A == B)`

- 64-bit word size
- HCL representation
 - Equality operation
 - Generates Boolean value

Bit-Level Multiplexor




HCL Expression


```
bool out = (s&&a) || (!s&&b)
```

- Control signal *s*
- Data signals *a* and *b*
- Output *a* when *s*=1, *b* when *s*=0

Word Multiplexor



Word-Level Representation




HCL Representation

```
int Out = [  
    s : A;  
    1 : B;  
];
```

- Select input word A or B depending on control signal s
- HCL representation
 - Case expression
 - Series of test : value pairs
 - Output value for first successful test

HCL Word-Level Examples


Minimum of 3 Words



```
int Min3 = [  
    A < B && A < C : A;  
    B < A && B < C : B;  
    1                : C;  
];
```

- Find minimum of three input words
- HCL case expression
- Final case guarantees match


4-Way Multiplexor



```
int Out4 = [  
    !s1&&!s0: D0;  
    !s1      : D1;  
    !s0      : D2;  
    1        : D3;  
];
```

- Select one of 4 inputs based on two control bits
- HCL case expression
- Simplify tests by assuming sequential matching




Arithmetic Logic Unit



- Combinational logic
 - Continuously responding to inputs
- Control signal selects function computed
 - Corresponding to 4 arithmetic/logical operations in Y86-64
- Also computes values for condition codes



Storing 1 Bit

Bistable Element




Storing 1 Bit (cont.)



Bistable Element



Stable 0




Physical Analogy




Storing and Accessing 1 Bit


Bistable Element




R-S Latch (Flip-Flop)




Resetting




Setting




Storing




1-Bit Latch (Flip-Flop)



Latching




Storing




Transparent 1-Bit Latch

Latching





Changing D





- When in latching mode, combinational propagation from D to $Q+$ and $Q-$
- Value latched depends on value of D as C falls

Edge-Triggered Latch




- Only in latching mode for brief period
 - Rising clock edge
- Value latched depends on data as clock rises
- Output remains stable at all other times

Registers





- Stores word of data
 - Different from *program registers* seen in assembly code
- Collection of edge-triggered latches
- Loads input on rising edge of clock

Register Operation




- Stores data bits
- For most of time acts as barrier between input and output
- As clock rises, loads input

State Machine Example




Random-Access Memory




- Stores multiple words of memory
 - Address input specifies which word to read or write
- Register file
 - Holds values of program registers
 - `%rax`, `%rsp`, etc.
 - Register identifier serves as address
 - ID 15 (0xF) implies no read or write performed
- Multiple Ports
 - Can read and/or write multiple words in one cycle
 - Each has separate address and data input/output

Register File Timing



- Reading
 - Like combinational logic
 - Output data generated based on input address
 - After some delay
- Writing
 - Like register
 - Update only as clock rises



| <u>Architecture</u> | <u>GPRs/data+address registers</u> | <u>FP registers</u> |
|---|------------------------------------|--|
| <u>z/Architecture</u> | 16 | 16 |
| <u>Xilinx Spartan</u> | 1 | 3 |
| <u>Xeon Phi</u> ^[7] | 16 | 32 |
| <u>x86-64</u> ^[6] ^[5] | 16 | 16 |
| <u>W65C816S</u> | 1 | 0 |
| <u>SPARC</u> | 31 | 32 |
| <u>SH 16-bit</u> | 1 | 6 |
| <u>Power Architecture</u> | 32 | 32 |
| <u>PIC microcontroller</u> | 1 | 0 |
| <u>Motorola 68k</u> ^[9] | 8 data (d0-d7), 8 address (a0-a7) | 8 (if FP present) |
| <u>Motorola 6800</u> ^[8] | 2 data, 1 index | 0 |
| <u>MIPS</u> | 31 | 32 |
| <u>Itanium</u> | 128 | 128 |
| <u>IBM/360</u> | 16 | 4 (if FP present) |
| <u>IBM POWER</u> | 32 | 32 |
| <u>IBM Cell</u> SPE | 0 | 1 |
| <u>IA-32</u> ^[5] | 8 | stack of 8 (if FP present), 8 (if SSE/MMX present) |
| <u>Epiphany</u> | | 64 (per core) |
| <u>Emotion Engine</u> | 4 | 1 + 32 |
| <u>CUDA</u> | 1 | 8/16/32/64/128 |
| <u>AVR microcontroller</u> | 32 | 0 |
| <u>ARM 64/32-bit</u> ^[12] | 31 | 32 |
| <u>ARM</u> 32-bit | 14 | Varies (up to 32) |
| <u>Alpha</u> | 31 | 31 |
| <u>8080</u> ^[3] | 1 accumulator, 6 others | 0 |
| <u>8008</u> ^[2] | 1 accumulator, 6 others | 0 |
| <u>6502</u> | 1 | 0 |
| <u>65002</u> | 1 | 0 |
| <u>4004</u> ^[1] | 1 accumulator, 16 others | 0 |
| <u>16-bit x86</u> ^[4] | 8 | stack of 8 (if FP present) |

Source: https://en.wikipedia.org/wiki/Processor_register

Summary

- **Computation**

- Performed by combinational logic
- Computes Boolean functions
- Continuously reacts to input changes

- **Storage**

- Registers
 - Hold single words
 - Loaded as clock rises
- Random-access memories
 - Hold multiple words
 - Possible multiple read or write ports
 - Read word when address input changes
 - Write word as clock rises