Computer Architecture: Pipelined Implementation - I

CENG331 - Computer Organization

Instructor:

Murat Manguoglu (Section 1)

Adapted from slides of the textbook: http://csapp.cs.cmu.edu/

Slides 24-29 adapted from the slides of the textbook: D. A. Patterson and J. L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3rd Edition

Overview

- General Principles of Pipelining
 - Goal
 - Difficulties
- Creating a Pipelined Y86-64 Processor
 - Rearranging SEQ
 - Inserting pipeline registers
 - Problems with data and control hazards

Real-World Pipelines: Car Washes

Sequential



Pipelined




Parallel




- Idea
 - Divide process into independent stages
 - Move objects through stages in sequence
 - At any given times, multiple objects being processed

Car production: Ford assembly line




A Ford assembly line with a worker attaching a gas tank. (circa 1923). (Photo by Fotosearch/Getty Images)

Computational Example



- System
 - Computation requires total of 300 picoseconds
 - Additional 20 picoseconds to save result in register
 - Must have clock cycle of at least 320 ps

3-Way Pipelined Version




System

- Divide combinational logic into 3 blocks of 100 ps each
- Can begin new operation as soon as previous one passes through stage A.
 - Begin new operation every 120 ps
- Overall latency increases
 - 360 ps from start to finish


Pipeline Diagrams

Unpipelined




• Cannot start new operation until previous one completes


Way Pipelined




• Up to 3 operations in process simultaneously

Operating a Pipeline






Limitations: Nonuniform Delays




- Throughput limited by slowest stage
- Other stages sit idle for much of the time
- Challenging to partition system into balanced stages

Limitations: Register Overhead




- As try to deepen pipeline, overhead of loading registers becomes more significant
- Percentage of clock cycle spent loading register:
 - 1-stage pipeline: 6.25%3-stage pipeline: 16.67%6-stage pipeline: 28.57%
- High speeds of modern processor designs obtained through very deep (next slide) pipelining

Number of pipeline stages (Intel processors)




Data source: https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures

Data Dependencies




- System
 - Each operation depends on result from preceding one

Data Hazards



- Result does not feed back around in time for next operation
- Pipelining has changed behavior of system


Data Dependencies in Processors



- Result from one instruction used as operand for another
 - Read-after-write (RAW) dependency
 - Write-after-read (WAR) dependency
 - Write-after-write (WAW) dependency
- Very common in actual programs
- Must make sure our pipeline handles these properly
 - Get correct results
 - Minimize performance impact


SEQ Hardware

- Stages occur in sequence
- One operation in process at a time




SEQ+ Hardware

- Still sequential implementation
- Reorder PC stage to put at beginning
- PC Stage
 - Task is to select PC for current instruction
 - Based on results computed by previous instruction
- Processor State
 - PC is no longer stored in register
 - But, can determine PC based on other stored information




Adding Pipeline Registers




Pipeline Stages

- Fetch
 - Select current PC
 - Read instruction
 - Compute incremented PC
- Decode
 - Read program registers
- Execute
 - Operate ALU
- Memory
 - Read or write data memory
- Write Back
 - Update register file




PIPE- Hardware

- Pipeline registers hold intermediate values from instruction execution
- Forward (Upward) Paths
 - Values passed from one stage to next
 - Cannot jump past stages
 - e.g., valC passes through decode




Signal Naming Conventions

- S_Field
 - Value of Field held in stage S pipeline register
- s_Field
 - Value of Field computed in stage S




Feedback Paths

- Predicted PC
 - Guess value of next PC
- Branch information
 - Jump taken/not-taken
 - Fall-through or target address
- Return point
 - Read from memory
- Register updates
 - To register file write ports



Predicting the PC



M_icode

- Start fetch of new instruction after current one has completed fetch stage
 - Not enough time to reliably determine next instruction
- Guess which instruction will follow
 - Recover if prediction was incorrect

Our Prediction Strategy

- Instructions that Don't Transfer Control
 - Predict next PC to be valP
 - Always reliable
- Call and Unconditional Jumps
 - Predict next PC to be valC (destination)
 - Always reliable
- Conditional Jumps
 - Predict next PC to be valC (destination)
 - Only correct if branch is taken
 - Typically right 60% of time
- Return Instruction
 - Don't try to predict

Branch prediction (in general)

Static Branch Prediction

- Based on the typical behavior
- Example: loop


Dynamic Branch Prediciton

- Branch behavior history is measured by the hardware
- Future behavior is predicted based on the past

Dynamic Branch Prediction


- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
 - Branch prediction buffer (aka branch history table)
 - Indexed by recent branch instruction addresses
 - Stores outcome (taken/not taken)
 - To execute a branch
 - Check table, expect the same outcome
 - Start fetching from fall-through or target
 - If wrong, flush pipeline and flip prediction

1-Bit Predictor



1-Bit Predictor: Shortcoming


Inner loop branches mispredicted twice!




- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

2-Bit Predictor


Only change prediction on two successive mispredictions



Another 2-Bit Predictor



Recovering from PC Misprediction




- Mispredicted Jump
 - Will see branch condition flag once instruction reaches memory stage
 - Can get fall-through PC from valA (value M_valA)
- Return Instruction
 - Will get return PC when ret reaches write-back stage (W_valM)

Pipeline Demonstration

```
irmovq $1,%rax #I1
irmovq $2,%rcx #I2
irmovq $3,%rdx #I3
irmovq $4,%rbx #I4
halt #I5
```

• File: demo-basic.ys



Data Dependencies: 3 Nop's

demo-h3.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax


0x014: nop

0x015: nop

0x016: nop

0x017: addq %rdx,%rax

0x019: halt



Data Dependencies: 2 Nop's

demo-h2.ys

0x000: irmovq \$10,%rdx


0x00a: irmovq \$3,%rax

0x014: nop

0x015: nop

0x016: addq %rdx,%rax

0x018: halt



Data Dependencies: 1 Nop

demo-h1.ys


0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: nop

0x015: addq %rdx,%rax

0x017: halt



Data Dependencies: No Nop


demo-h0.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt




Branch Misprediction Example

```
demo-j.ys
```


```
0x000:
           xorq %rax,%rax
0 \times 002:
                                # Not taken
           ine t
           irmovq $1, %rax
0x00b:
                                # Fall through
0 \times 015:
           nop
0 \times 016:
           nop
0 \times 017:
           nop
0x018:
        halt
0x019: t: irmovq $3, %rdx
                                # Target (Should not execute)
0 \times 023:
           irmovq $4, %rcx
                                # Should not execute
0 \times 02d:
           irmovq $5, %rdx
                                # Should not execute
```

Should only execute first 8 instructions

Branch Misprediction Trace



Incorrectly execute two instructions at branch target




```
0x000:
          irmovq Stack,%rsp # Initialize stack pointer
0x00a:
                                # Avoid hazard on %rsp
          nop
0x00b:
          nop
0x00c:
          nop
0x00d: call p
                                # Procedure call
0 \times 016:
          irmovq $5,%rsi
                                # Return point
0 \times 020:
          halt.
0x020: pos 0x20
0x020: p: nop
                                 # procedure
0 \times 021:
          nop
0x022:
          nop
0x023: ret
0x024: irmovq $1,%rax
                                 # Should not be executed
          irmovq $2,%rcx
0x02e:
                                 # Should not be executed
0x038:
          irmovq $3,%rdx
                                 # Should not be executed
0 \times 042:
          irmovq $4,%rbx
                                 # Should not be executed
0x100: .pos 0x100
0x100: Stack:
                                 # Initial stack pointer
```

• Require lots of nops to avoid data hazards

Incorrect Return Example

demo-ret

Incorrectly execute 3 instructions following ret



Ε

M

W

Pipeline Summary

- Concept
 - Break instruction execution into 5 stages
 - Run instructions through in pipelined mode
- Limitations
 - Can't handle dependencies between instructions when instructions follow too closely
 - Data dependencies
 - · One instruction writes register, later one reads it
 - Control dependency
 - Instruction sets PC in way that pipeline did not predict correctly
 - Mispredicted branch and return
- Next fixing the Pipeline