Computer Architecture: Pipelined Implementation - II

CENG331 - Computer Organization

Instructor:

Murat Manguoglu (Section 1)

Adapted from slides of the textbook: http://csapp.cs.cmu.edu/


Overview

Make the pipelined processor work!

- Data Hazards
 - Instruction having register R as source follows shortly after instruction having register R as destination
 - Common condition, don't want to slow down pipeline
- Control Hazards
 - Mispredict conditional branch
 - Our design predicts all branches as being taken
 - Naïve pipeline executes two extra instructions
 - Getting return address for ret instruction
 - Naïve pipeline executes three extra instructions
- Making Sure It Really Works
 - What if multiple special cases happen simultaneously?


Pipeline Stages

- Fetch
 - Select current PC
 - Read instruction
 - Compute incremented PC
- Decode
 - Read program registers
- Execute
 - Operate ALU
- Memory
 - Read or write data memory
- Write Back
 - Update register file



PIPE- Hardware

- Pipeline registers hold intermediate values from instruction execution
- Forward (Upward) Paths
 - Values passed from one stage to next
 - Cannot jump past stages
 - e.g., valC passes through decode



Data Dependencies: 2 Nop's

demo-h2.ys

0x000: irmovq \$10,%rdx


0x00a: irmovq \$3,%rax

0x014: nop

0x015: nop

0x016: addq %rdx,%rax

0x018: halt



Data Dependencies: No Nop


demo-h0.ys

0x000: irmovq \$10,%rdx


0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt




Stalling for Data Dependencies



- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

Stall Condition

- Source Registers
 - srcA and srcB of current instruction in decode stage
- Destination Registers
 - dstE and dstM fields
 - Instructions in execute, memory, and write-back stages
- Special Case
 - Don't stall for register ID 15 (0xF)
 - Indicates absence of register operand
 - Or failed cond, move



Detecting Stall Condition

demo-h2.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax


0x014: nop

0x015: nop


bubble

0x016: addq %rdx,%rax

0x018: halt



Stalling X3



What Happens When Stalling?

demo-h0.ys

0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax


0x016: halt

Cycle 8

Write Back	bubble					
Memory	bubble					
Execute	0x014: addq %rdx,%rax					
Decode	0x016: halt					
Fetch						

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
 - Like dynamically generated nop's
 - Move through later stages


Implementing Stalling



Pipeline Control

- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update

Pipeline Register Modes



Data Forwarding

Naïve Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 - Needs to be in register file at start of stage

Observation

Value generated in execute or memory stage

Trick

- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

Data Forwarding Example

demo-h2.ys


0x000: irmovq \$10,%rdx 0x00a: irmovq \$3,%rax

0x014: nop
0x015: nop

0x016: addq %rdx,%rax

0x018: halt

- irmovq in write-back stage
- Destination value in W pipeline register
- Forward as valB for decode stage




Bypass Paths

- Decode Stage
 - Forwarding logic selects valA and valB
 - Normally from register file
 - Forwarding: get valA or valB from later pipeline stage

PC

- Forwarding Sources
 - Execute: valE
 - Memory: valE, valM
 - Write back: valE, valM



Data Forwarding Example #2

demo-h0.ys


0x000: irmovq \$10,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt

- Register %rdx
 - Generated by ALU during previous cycle
 - Forward from memory as valA
- Register %rax
 - Value just generated by ALU
 - Forward from execute as valB



Forwarding Priority

1


F

demo-priority.ys

0x000: irmovq \$1, %rax
0x00a: irmovq \$2, %rax
0x014: irmovq \$3, %rax
0x01e: rrmovq %rax, %rdx

0x020: halt

- Multiple Forwarding Choices
 - Which one should have priority
 - Match serial semantics
 - Use matching value from earliest pipeline stage



Stat Write back W valE W_valM valE stat icode valM dstM m_stat data out m_valM dmem error stat Data read Mem. memory control Memory data in Addr M valA M_Cnd M_valE valE valA dstE dstM stat icode Cnd e_Cnd e_valE ALU CC ALU fun. ALU dstE В Execute stat icode ifun valC valA valB dstE dstM srcA srcB d_srcA d_srcB srcB Sel+Fwd Fwd W valM Decode A Register № file W_valE D stat icode ifun rВ valC valP

Implementing Forwarding

Add additional feedback paths from E, M, and W pipeline registers into decode stage


Create logic blocks to select from multiple sources for valA and valB in decode stage

Implementing Forwarding


```
W valE
                                                      W valM
    valE
                valM
                              dstF
                                    dstM
                   data out
                                          m valM
             Data
            memory
                    data in
           Addr
                                          M valA
M valE
    valE
                valA
                              dstF
                                    dstM
        e valE
    ALU
                       ALU
                        fun.
                                 e_dstE
           ALU
                              dstE
                             dstF
                                  dstM
                                         srcA
                                               srcB
                   valB
       valA
                                      d_srcA d_srcB
                              dstE dstM srcA srcB
         Sel+Fwd
                      Fwd
                                          W valM
                  Negister M
                     file
                                          W valE
    valC
                    valP
```

```
## What should be the A value?
int d valA = [
  # Use incremented PC
    D icode in { ICALL, IJXX } : D valP;
  # Forward valE from execute
    d srcA == e dstE : e valE;
  # Forward valM from memory
    d srcA == M dstM : m valM;
  # Forward valE from memory
    d srcA == M dstE : M valE;
  # Forward valM from write back
    d srcA == W dstM : W valM;
  # Forward valE from write back
    d srcA == W dstE : W valE;
  # Use value read from register file
    1 : d rvalA;
];
```


Limitation of Forwarding



- Load-use dependency
 - Value needed by end of decode stage in cycle 7
 - Value read from memory in memory stage of cycle 8




Avoiding Load/Use Hazard



D


 $valA \leftarrow W_valE = 10$ $valB \leftarrow m_valM = 3$

Detecting Load/Use Hazard



Condition	Trigger
II oad/use Hazard	<pre>E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }</pre>

Control for Load/Use Hazard



- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal


Branch Misprediction Example

```
demo-j.ys
```

```
0x000:
          xorq %rax,%rax
0 \times 002:
          ine t
                               # Not taken
0x00b:
          irmovq $1, %rax
                               # Fall through
0 \times 015:
          nop
0 \times 016:
          nop
0 \times 017:
          nop
0x018:
          halt
0x019: t: irmovq $3, %rdx
                               # Target
0x023:
          irmovq $4, %rcx
                               # Should not execute
0x02d:
          irmovq $5, %rdx
                               # Should not execute
```

Should only execute first 8 instructions

Handling Misprediction




Predict branch as taken

Fetch 2 instructions at target

Cancel when mispredicted


- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet

Detecting Mispredicted Branch



Condition	Trigger
Mispredicted Branch	E_icode = IJXX & !e_Cnd

Control for Misprediction



Condition	F	D	Ē	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

Return Example

```
0x000:
         irmovq Stack,%rsp # Intialize stack pointer
                         # Procedure call
0x00a:
        call p
0x013:
         irmovq $5,%rsi  # Return point
0x01d:
         halt
0x020: .pos 0x20
0x020: p: irmovq $-1,%rdi
                           # procedure
0x02a: ret
0x02b: irmovq $1,%rax # Should not be executed
0x035: irmovq $2,%rcx # Should not be executed
0x03f: irmovq $3,%rdx
                          # Should not be executed
         irmovq $4,%rbx
0x049:
                          # Should not be executed
0x100: .pos 0x100
0x100: Stack:
                           # Stack: Stack pointer
```

Previously executed three additional instructions

Correct Return Example

demo-retb

0x026: ret

bubble

bubble

bubble


0x013: irmovq \$5,%rsi # Return

F

D


F

- As ret passes through pipeline, stall at fetch stage
 - While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when reach write-back stage



F	
valC ←5	
rB ←%rsi	

Detecting Return



Condition	Trigger
Processing ret	<pre>IRET in { D_icode, E_icode, M_icode }</pre>

Control for Return

demo-retb

0x026: ret

bubble

bubble

bubble

0x014: irmovq \$5,%rsi # Return

				W	М	Е	D	F
			W	М	Е	D	F	
		W	М	Е	D	F		
W	W	М	Е	D	F			

Condition	F	D	Ē	M	W
Processing ret	stall	bubble	normal	normal	normal

Special Control Cases


• Detection

Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	<pre>E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }</pre>
Mispredicted Branch	E_icode = IJXX & !e_Cnd

Action (on next cycle)

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

Implementing Pipeline Control




- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

Initial Version of Pipeline Control


```
bool F stall =
     # Conditions for a load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB } | |
     # Stalling at fetch while ret passes through pipeline
     IRET in { D icode, E icode, M icode };
bool D stall =
     # Conditions for a load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
bool D bubble =
     # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
     # Stalling at fetch while ret passes through pipeline
      IRET in { D icode, E icode, M icode };
bool E bubble =
     # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
    # Load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
```

Control Combinations



- Special cases that can arise on same clock cycle
- Combination A
 - Not-taken branch
 - ret instruction at branch target
- Combination B
 - Instruction that reads from memory to %rsp
 - Followed by ret instruction

Control Combination A



- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M_valM anyhow

Control Combination B



Condition	F	D	m	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
- Signaled by processor as pipeline error

Handling Control Combination B



Condition	F	D	m	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Corrected Pipeline Control Logic

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Pipeline Summary

- Data Hazards
 - Most handled by forwarding
 - No performance penalty
 - Load/use hazard requires one cycle stall
- Control Hazards
 - Cancel instructions when detect mispredicted branch
 - Two clock cycles wasted
 - Stall fetch stage while ret passes through pipeline
 - Three clock cycles wasted
- Control Combinations
 - Must analyze carefully
 - First version had subtle bug
 - Only arises with unusual instruction combination