

Interrupts & Timers

CENG 336 Embedded Systems

Interrupt




An interrupt signal stops the execution of your program and calls **Interrupt Service Routine (ISR)** immediately.

Contrast with round-robin approach.


Interrupts in PIC





Interrupts in PIC





INTCON (page 113 in PDF)



REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared x = Bit is unknown

INTCON (page 113 in PDF)



REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7				3-11			bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

GIE (bit 7): Global Interrupt Enable bit

PEIE (bit 6): Peripheral Interrupt Enable bit

PORTB On-Change Interrupt



- Listen for changes in PORTB<4:7>
 - RB4
 - RB5
 - RB6
 - o **RB7**
- Will only be triggered if the changed bit is configured as input.

How to enable PORTB On-Change Interrupt?



REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	B/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Enable RBIE, bit 3 of INTCON

PORTB On-Change Interrupt Flag



REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	D/W v				
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF ⁽¹⁾				
bit 7											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

RBIF will be set when this interrupt occurs.

Clearing RBIF



From datasheet page 96:

- 1. Read PORTB
- 2. Wait 1 instruction cycle
- 3. Clear RBIF

Timer Modules



4 timer modules are available:

- TIMER0
- TIMER1
- TIMER2
- TIMER3



REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

bit 7 TMR0ON: Timer0 On/Off Control bit

1 = Enables Timer0

0 = Stops Timer0



REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

R/W-1	R/\	V-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR00N	T08	BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7					· ·		ė.	bit 0
								ż
		Ļ						

bit 6 T08BIT: Timer0 8-Bit/16-Bit Control bit

1 = Timer0 is configured as an 8-bit timer/counter

0 = Timer0 is configured as a 16-bit timer/counter



REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7				Ž.	ė		bit 0
		Τ.	T				
			V				

bit 5 T0CS: Timer0 Clock Source Select bit

1 = Transition on T0CKI pin

0 = Internal instruction cycle clock (CLKO)

bit 4 **T0SE**: Timer0 Source Edge Select bit

1 = Increment on high-to-low transition on T0CKI pin

0 = Increment on low-to-high transition on T0CKI pin



REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

R/W	-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
TMR0	ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0					
bit 7	<u> </u>							bit 0					
oit 3	PSA: Tir	ner0 Presca	ler Assignment bi										
	1 = TIme	er0 prescale	is not assigned.	Timer0 clock input er0 clock input cor									
oit 2-0	T0PS2:T0PS0: Timer0 Prescaler Select bits												
		256 Prescal											
		128 Prescal 64 Prescal				—							
		32 Prescal											
	011 = 1:	16 Prescal	e value										
	010 = 1:	8 Prescal	e value										
	001 = 1	4 Prescal	e value										
	000 = 1	2 Prescal	e value										

TIMER0 Interrupt (page 113 in PDF)



REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0	IE INTOIE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7						·	bit 0
		1	7				
		_					

bit 5

TMR0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 overflow interrupt

0 = Disables the TMR0 overflow interrupt

In 8 bit: 0xFF to 0x00

In 16 bit: 0xFFFF to 0x0000

TIMER0 Interrupt (page 113 in PDF)



REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0
					—		
					•		

bit 2 **TMR0IF:** TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

TIMER0 Counter (page 127 in PDF)



TABLE 11-1: REGISTERS ASSOCIATED WITH TIMERO

	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
	TMR0L	Timer0 Reg	r0 Register Low Byte								
	TMR0H	Timer0 Reg	mer0 Register High Byte								
	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
j	T0CON	TMR00N	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	50	
	TRISA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	52	

Legend: Shaded cells are not used by Timer0.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

TMR0H:TMR0L stores the timer counter.


You can modify them to change the duration.

0 to 0xFFFF (65535)

6553 to 65535 (10% shorter)

Write to TMR0 counter (page 126 in PDF)





TMR0H is actually a buffer; not the counter.

- Write to TMR0H first.
- Write to TMR0L next.
- When you write to TMR0L, all 16 bits will be updated at once.

Timer1 (page 129 in PDF)

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR1ON
bit 7							bit 0



0		
	п	

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7 RD16: 16-Bit Read/Write Mode Enable bit

1 = Enables register read/write of Tlmer1 in one 16-bit operation
 0 = Enables register read/write of Timer1 in two 8-bit operations

bit 6 T1RUN: Timer1 System Clock Status bit

1 = Device clock is derived from Timer1 oscillator 0 = Device clock is derived from another source

bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value

bit 3 T10SCEN: Timer1 Oscillator Enable bit

1 = Timer1 oscillator is enabled 0 = Timer1 oscillator is shut off

The oscillator inverter and feedback resistor are turned off to eliminate power drain.

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit

When TMR1CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

bit 1 TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T10SO/T13CKI (on the rising edge)

0 = Internal clock (Fosc/4)

bit 0 TMR10N: Timer1 On bit

1 = Enables Timer1 0 = Stops Timer1

Timer1 Interrupt (page 133 in PDF)



TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit	t 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	Interrupt flag
INTCON	GIE/GIEH	PEIE/GIEL	TMF	ROIE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
PIR1	PSPIF ⁽¹⁾	ADIF	RC	OIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF *	52	
PIE1	PSPIE ⁽¹⁾	ADIE	RC	CIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE .	52	
IPR1	PSPIP ⁽¹⁾	ADIP	RC	OIP .	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52	
TMR1L	Timer1 Reg	gister Low By	/te							50	Interrupt
TMR1H	Timer1 Reg	gister High B	yte							50	enable
T1CON	RD16	T1RUN	T1Ck	(PS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	50	CHADIC

Legend: Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.





REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

```
bit 6-3

T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale
0001 = 1:2 Postscale

1111 = 1:16 Postscale

bit 2

TMR2ON: Timer2 On bit

1 = Timer2 is on
0 = Timer2 is off

bit 1-0

T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 = Prescaler is 1
01 = Prescaler is 4
1x = Prescaler is 16
```

Timer2 Interrupt (page 136 in PDF)



TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TMR2	IR2 Timer2 Register								
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
PR2	2 Timer2 Period Register								

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

Timer & Interrupt Demo in MPLAB

