

Ques 1. Process of address Translation

1. Logical Address.

- Generated by the CPU when a process access memory.
- each process thinks it has its own continuous memory.

2. MMU

- Translates logical address \rightarrow physical address
- Uses Page Table that maps process page to frame in physical memory.

3. Physical Address.

- Actual location in RAM where data is stored.

Illustration:

CPU (Process)

\downarrow logical address

MMU + Page Table

\downarrow Translated to physical

Physical memory (RAM)

Ques 2. Memory Layout Example:

- Total memory = 100 MB.
- Allocations
 - Process A = 15 MB
 - Process B = 25 MB
 - Process C = 30 MB
- Free holes remain as: 10 MB + 20 MB
scattered \rightarrow none large enough to fit a new.

Mitigation Technique

- Paging \rightarrow divides memory into fixed-size frames to eliminate external fragmentation.
- Segmentation with paging \rightarrow reduces internal waste while keeping logical views.
- Building system Allocation splits memory in ~~best~~ powers of two for faster merging of free blocks.

Que 3. Paging - Based memory Allocation Model

- The OS divides physical memory into fixed-size frames & process into
- A Page table maps virtual pages to physical frames.

Trade-offs:

- Memory overhead: Page tables consume extra space, especially with large address spaces.
- Speed: Address translation adds overhead; mitigated with TLBs for faster lookups.
- Fragmentations: Eliminates external fragmentation, but introduces internal fragmentation if the last page is only partially filled.

Que 4. ~~Key hardware structure~~

- OS Role - Manages page tables, decides which pages stay in RAM or go to disk and enforces access rights.
- Hardware Role: - Performs fast address translation & protection checks using built-in structure.

~~Key~~ Key

Key hardware structures:

1. Memory Management Unit: Converts Virtual addresses to physical addresses using page tables maintained by the OS.
2. Translation look side Buffer: A Cache in the MMU that stores recent virtual to physical mappings for speed.
3. Page Table Base Registers: Points to the process page table in memory.
4. Projects Bits in Page table entries

Que 5. Given

- Virtual address size = 16 bits
- Page size = 1 KB = 2^{10} bytes
- Page table entry size = 2 bytes

a) Number of Virtual Pages

1. Total Virtual address space = 2^{16} bytes = 65,536 bytes = 64 KB.
2. Page size = 2^{10} bytes = 1024 bytes.
3. Number of virtual pages =

$$\frac{\text{Virtual address space}}{\text{Page size}} = \frac{2^{16}}{2^{10}} = 2^6 = 64$$

b) Page table size

1. Each table acquires 1 entry in the page table.
2. Each entry size = 2 bytes
3. Page table size = 64×2 bytes

Que 6. First fit ~~step by step~~

Also note $P1 = 212 \rightarrow$ fits in first block
Memory: $[P1: 212] [hole: 788]$

2. Allocate $P2 = 417 \rightarrow$ first hole 788 \rightarrow allocate
Memory : $[P1 : 212] [P2 : 417] [Hole : 371]$
3. Allocate $P3 = 112 \rightarrow$ first hole 371 \rightarrow allocate
Memory : $[P1 : 212] [P2 : 417] [P3 : 112] [Hole : 259]$

Best Fit : Survival order is the same, with a single hole at each step best-fit picks that hole and the result is identical.

After $P1 \rightarrow P1 : 212$ Hole : 788

$P2 \rightarrow P1 : 212$ Hole : 371

$P3 \rightarrow P1 : 212$ Hole : 259

Worst fit : with one initial block worst-fit also behaves the same here.

After $P1 \rightarrow P1 : 212$ Hole : 788

$P2 \rightarrow P1 : 212$ Hole : 371

$P3 \rightarrow 212$ Hole : 259

Que 7 Page reference string :
7 0 1 2 0 3 0 4 2 3 0 3 2 with 3 frames

Page-fault Counts

FIFO : 10 page faults

optimal : 7 page faults

LRU : 9 page faults

Why / ~~How~~ Belady's anomaly :

- optimal is the theoretical best (it looks ahead) so it gives the minimum faults.
- LRU performs close to optimal (9 faults) because it removes the least-recently used page.

Ques. a) Additional time overhead from dirty pages.

$$\begin{aligned}\text{Extras cost per dirty page} &= \text{disk write} - \text{memory write} \\ &= 10.0000 \text{ ms} - 0.0001 \text{ ms} = 9.9999 \text{ ms}\end{aligned}$$

For 300 dirty pages.

$$300 \times 10 \text{ ms} = 3000 \text{ ms.}$$

$$\underline{As = 3.0 \text{ sec}}$$

b) ~~over time optimisation.~~

Use a background page-cleaning asynchronous write-back + clean-first replacement policy: protectively flush dirty flush in the background.

Ques 9. a) The OS can apply the working set model to track the active pages needed by each task. For mission-critical tasks, it ensures their working set is always resident in memory, preventing thrashing.

b) A priority based dynamic memory allocation strategy is best allocate guaranteed minimum memory to real-time tasks, and allow flexible ~~low~~ allocation/sharing for non critical ones.