Brech CSE Core (Sec4) Gurlier Kaus 2301010207 Translation our! Process of address 1. logical Address.

Generated by the cru when a procuss
access memory. has its own Continuous - each process shinks its memory. 2. MMU LO 121119 - Translater logical address. -> Physical address - Uses Page Table that maps perocess page pages to frame in physical memory. - Actual excation in RAM where data is stored. Illustrations o speed: Address CPU (Process) Legical Address will belopation · Logementations IMMU + Page Table disservation, b. Translated to Physical alian if u anci. Jet ta Chysical Remony (RAM) Jotal money Layout Enample and enjoined · Allocations' Rusiess A = 15MB translation of thousand bluces B = 25 MB Process C = 30 MB · fress hour remain as: 10 MB + 20 MB scattered , none large enough to fix a new

Mitigation Technique · larging - divides memory buto finel - sice frames to elimate external of ragementation · Legmentation with Paging - reduces internal cuarte while keeping logical views, building system Allowations splits memory in bout powers of two for fastes merging of free blocks aue 3. Paging - Based namony Allo cations Hody The os divides physical menory cuto · A Page tave maps nortue pages to physical Trades - offs: entra space, especially with large address speed! Address translation adds everhead? mitigated with TLBs four taster lookups. fragementation, but outroduces internal fragement. ation if me last page is only partiallyfilled our 4. Key tarduais tructure 8 out fale - Manages page tables decides which pages stay in kan on go to disk and enforces access rights. · Hardweise Lole: - lieforms fast address translation of brotections checks a using built -in-Structure, togthe beg

Key hardware structure: 1. Memory Management Unit! Converts Visitual addresses to Physical addresses using page takes maintained by the 05. 2 Translation lookside Buffer! A Cache in the MMU that stores recent virtual to physical mappings for speed. 3. lage Table Base légistes! louits to sue brocus page table in mimory. 4. Projects Bets in Page table entites ducs Given · Virtual address sin = 16 bites · Page Sise = 1 KB = 210 bytes o Page tallo entry size = 2 bytes. a) Number of Victual Pages 1. Total Vintual address space = 216 bytes= 65,536 duytes = 64 KB. 2. Page Size = 210 bytes = 1024 bytes.

3. Number of virtuer Pages = 200 bytes page size

Page Size = 210 bytes = 1024 bytes.

Page Size = 200 bytes = 1024 bytes.

Page Size = 200 bytes = 1024 bytes. 1. Each table accepuires l'entery in the page stable. 2. Each entry Size = 2 bytes.

3. Page table Size. = 64x2 bytes. oue 6. first lit a step by see Allo voite PI = 212 - fits in finst block Memory & [PI:212] [hore: 788]

2. Allocate 12 = 417 - 1 fürst-hole 788 - allow Memory: [P2:2123' [P2:417] [Male:371] 3. Allocate P3 = 112 7 first hale 371 - allocus Momory: [D1:212][P2:417][P3:112][Heli:28] Best Litt : Divival ander is the Same, witha single hole at each stop best-fit picks that hale and the sesselt is identical. After P1 9 P1:212 Hole: 788 P3→P1:212 12 prole:259 woust fit : with one militial block woust-fit also behaves the same here After Pi -> P1: 212 10 Hole: 788. P23 P1:212 : Hole: 37/11/ 10101. P3 -> 212 From 259.3 ouet Page depronce String in 1 2 0 3 0 4 2 3 0 3 2 with 3 from Page-fault Counts. FIFO: 10 fage faults optimal! I Ruge faults. LRU: 9 Page faults. they / Belady's anomaly o optimal is the theoritical best lit looks ahead) so it gives the minimum faults. LRU performs . Hose to striner (a faults because it removes the least recently used page o

Ques: 2) Additional time overhead from dirty payes. Extres Cost per dirty paye = dishwrite -menory write = 10.0000 ms - 0.0001 ms = 99999ns · For 300 dirty pages. Bs = 3.0 sec 300 × 10 ms = 3000 ms. be overtime oftensionations. use a background page - cleaner asynochronos, weite - back + clean - first replacement. policy: purotectively flush divity flush in the back ground. back greend. Que \$ 9. a) The OS Can apply the working sel model to track the active payer needed by each tark. Her mission-cuitical tarks, itensus their working set is always excessedent in memory, preventing thrasking. b) A priority based dynamic memory allocation strategy is but allocate gaurantied minimum memory to seal — time tasks, and allow fierible took allo cation / Shawing. for non critical ones.