

SEMESTER END EXAMINATIONS – APRIL 2023

Program	: B.E. – Electronics and Communication Engineering	Semester	: III
Course Name	: Digital Design with HDL	Max. Marks	: 100
Course Code	: EC35	Duration	: 3 Hrs

Instructions to the Candidates:

- Answer one full question from each unit.

UNIT - I

- Simplify the following function using K-map and realize it using only NOR gates. $f(a, b, c, d) = \sum m(4, 5, 6, 7, 8, 12, 13) + d(1, 15)$. CO1 (08)
 - Discuss the various levels of abstractions provided by Verilog HDL. CO1 (05)
 - Write a Verilog code for the function $F = AB + BC + CD$ using User defined primitives. CO1 (07)
- Draw the multi-level NOR circuit for the following expression: $CD(B+C) A + (BC' + DE')$ CO1 (06)
 - Determine the minimum sum of product expression for $f(a, b, c, d) = \sum m(7, 11, 13, 14, 15)$ and realize it using only NAND gates. CO1 (08)
 - What are Degenerate and Non degenerate forms, considering two level combinations of gates? Explain with an example for each form. CO1 (06)

UNIT - II

- Write a Verilog code for a 4-bit carry look ahead adder using data flow modelin. CO2 (06)
 - Construct a 4-to-16-line decoder with five 2-to-4-line decoders with enable. Using a decoder and external gates, design the combinational circuit defined by the following three Boolean functions.
(a) $F_1 = x'y'z' + xz$ $F_2 = xy'z' + x'y$ $F_3 = x'y'z' + xy$ CO2 (07)
 - Construct a 16: 1 multiplexer with two 8: 1 and one 2: 1 multiplexer and write the Verilog code using a behavioral description. CO2 (07)
- Using a case statement, write an HDL behavioral description of an eight-bit arithmetic-logic unit (ALU) and write the test bench for the same. CO2 (07)
 - If $A=12$, $B=-6$, $P=4'b10x1$, $Q=4'b1011$ $R=4'b10xx$ and $S=4'b1110$, perform the following using Verilog operators.
i) $A*B$ ii) $\sim B$ iii) $A \leq R$ iv) $C = \{A[1], B[2:0], R[1:0]\}$ CO2 (06)
v) $Q >> 2$ vi) $E = A + (S >> 3)$
 - Design a four-bit combinational circuit 2's complemeter. The output generates the 2's complement of the input binary number. Show that the circuit can be constructed with exclusive-OR gates. CO2 (07)

UNIT - III

- Describe a D Latch, with a logic diagram and function table CO3 (05)
 - Analyze and obtain the logic diagram, next state table and state diagram of the sequential circuit specified by the following Flip Flop input equations: $D_A = A'X + BX$, $D_B = BX' + AB'X$ CO3 (10)
 - Write a Verilog code, using behavioral description for a JK flip flop, using case statement. CO3 (05)

6. a) Construct a JK Flip Flop, with a D Flip flop and gates, and draw its circuit diagram. CO3 (06)
 b) Write a Verilog behavioral code to implement a T Flip Flop, from D Flip flop and gates. CO3 (06)
 c) Analyze and obtain the logic diagram, next state table of the sequential circuit specified by the following Flip Flop input equations: CO3 (08)
 $J_A=B$, $K_A=Bx'$, $J_B=x'$, $K_B=A'x+Ax'=A\oplus x$

UNIT- IV

7. a) Design a four-bit shift register (not a universal shift register) with parallel load using D flip-flops. There are two control inputs: shift and load. When shift=1, the content of the register is shifted toward A3 by one position. New data are transferred into the register when load=1 and shift=0. If both control inputs are equal to 0, the content of the register does not change. CO4 (08)
 b) Write Verilog behavioral code for 4-bit ripple up/down counter using T flip flop. CO4 (06)
 A binary ripple counter uses flip-flops that trigger on the positive-edge of the clock. What will be the count if:
 i. The normal outputs of the flip-flops are connected to the clock;
 and
 ii. The complement outputs of the flip-flops are connected to the clock?
 CO4 (06)
8. a) Design a 4-bit binary synchronous counter using D flip flops. CO4 (10)
 b) CO4 (10)




Fig.8(b)

Write Verilog structural description for the counter shown.

UNIT - V

9. a) The combinational circuit is defined by the function: CO5 (08)
 $F_1(A,B,C)=\sum m(0,1,3,7)$
 $F_2(A,B,C)=\sum m(1,2,5,6)$ Implement the circuit in PLA
 b) Write a verilog code for read and write operation performed by ROM. CO5 (08)
 c) Differentiate between PLA,PAL and PROM CO5 (04)
10. a) Implement the following functions using PLA with only un-completed outputs CO5 (10)
 $F_1(A,B,C,D)=\sum m(2,4,5,10,12,13,14)$
 $F_2(A,B,C,D)=\sum m(2,9,10,11,13,14,15)$
 b) Explain the logic synthesis flow from RTL to gates. CO5 (10)
