

SEMESTER END EXAMINATIONS - APRIL 2023

Program	: B.E. - Electronics and Communication Engineering	Semester	: III
Course Name	: Analog Electronics Circuits	Max. Marks	: 100
Course Code	: EC33	Duration	: 3 Hrs

Instructions to the Candidates:

- Answer one full question from each unit.

UNIT - I

- Consider a single stage CE amplifier as shown in fig.1.a with $R_S = 1K\Omega$, $CO1$ (07)
 $R_1 = 50K\Omega$, $R_2 = 2K\Omega$, $R_C = 1K\Omega$, $R_L = 1.2K\Omega$, $h_{fe} = 50$, $h_{ie} = 1.1k\Omega$,
 $h_{oe} = 25 \mu A/V$ and $h_{re} = 2.5 \times 10^{-4}$. Determine A_i , R_i , A_v and A_{vs} .




Fig.1(a)

- Derive an expression for the Bandwidth of voltage series feedback amplifier. CO1 (06)
 - Discuss the working of Transistorized RC phase shift oscillator. What are the demerits and merits of this circuit. CO1 (07)
- Using h-parameter model for a transistor in CE configuration, Derive the expressions for A_i , Z_i , A_v and Y_o . CO1 (10)
 - An amplifier has mid-band voltage gain of 2000 with $f_L = 70Hz$ and $f_H = 600KHz$, if 5% negative feedback is applied, Calculate gain, f_L , f_H and bandwidth with feedback. CO1 (06)
 - In a Colpitts oscillator, each inductor having the value of 200pF and 150pF each respectively and Inductor of 50μH. Compute the frequency of oscillations CO1 (04)

UNIT - II

- Explain with neat circuit diagram the working of Complementary symmetry of class B power amplifier with input and output waveforms. CO2 (10)
 - With neat sketches explain biasing of a JFET using self bias configuration and show the operating points. CO2 (10)
- With neat circuit diagram explain the voltage divider Bias of JFET and show the operating points. CO2 (10)

- b) A transformer – coupled Class A power amplifier drives a load of 8Ω through a 3:1 transformer with $V_{CC} = 24V$, the circuit delivers 2W to the load. The transformer efficiency is 80% find:
- Power across the transformer primary.
 - Rms voltage across load and transformer primary
 - Rms values of load current and primary current.
 - Conversion efficiency if dc collector current is 260mA.

UNIT - III

5. a) For the circuit shown determine V_G , I_{DQ} , V_{GSQ} , V_D , V_S , V_{DSQ} and locate the operating point on the transfer characteristics. CO3 (08)




Fig.5(a)

- b) Using the small signal model of a emitter follower derive necessary expressions: CO3 (06)
- $A_v = \frac{V_o}{V_i}$
 - Z_i
 - Z_o
 - Z'_o
- c) Explain the transfer characteristics of JFET and show how to evaluate the trans conductance? CO3 (06)
6. a) With JFET small signal model of a common source amplifier derive expressions for input impedance, voltage gain and output impedance. CO3 (06)
- b) Given circuit of self-bias the drop across R_S is 1.7V and $R_D = 2k\Omega$ and $R_S = 0.51k\Omega$. Assume V_P is $-4V$. Find I_{DQ} , V_{GSQ} , I_{DSS} , V_D and V_G . Draw the load line. CO3 (08)




Fig.6(b)

- c) Define pinch-off voltage and dynamic drain resistance for JFET. Mention the applications of JFET. CO3 (06)

UNIT- IV

7. a) With neat diagram construct an instrumentation amplifier and derive an expression for output voltage and explain the importance of amplifier? C04 (08)
- b) Explain the following parameters of an operational amplifier: C04 (08)
 - i) input offset voltage ii) slew rate iii) CMRR iv) PSRR.
- c) Mention any two differences between difference amplifier and instrumentation amplifier. C04 (04)
8. a) Design a wide band rejection filter having $f_h=400\text{Hz}$ and $f_l=2\text{kHz}$ and pass band gain of 2 find the Q value of the filter and plot the frequency response. C04 (10)
- b) Explain the principle and operation of a sample and hold circuit. C04 (05)
- c) Explain with circuit the operation of a Band rejection filter. C04 (05)

UNIT - V

9. a) Explain the operation of a 4-bit R-2R type DAC and derive the expression for the output voltage. C05 (06)
- b) For the Schmitt trigger shown in fig. 9.b, calculate the trip points and hysteresis, if $V_{sat} = \pm 13.5\text{V}$. The resistances have a tolerance of $\pm 5\%$. C05 (08)




Fig.9(b)

- c) Explain the working of monostable multivibrator using functional diagram of IC 555 timer. C05 (06)
10. a) Design an inverting Schmitt trigger circuit to have $UTP=6\text{V}$ and $LTP=-3.5\text{V}$, use a 741 op-amp with $V_{cc} = \pm 18\text{V}$. Draw the input/output characteristic for the circuit. C05 (08)
- b) Explain the working of a 3-bit flash type ADC. C05 (06)
- c) Explain the working of astable multivibrator using functional diagram of IC555 timer. C05 (06)
