Rockchip RK3588S Datasheet

Revision 1.0 Dec. 2021

Revision History

Date	Revision	Description
2021-12-20	1.0	Initial Release



Table of Content

Table of Content	3
Figure Index	
Table Index	
Warranty Disclaimer	
Chapter 1 Introduction	
·	
1.1 Overview	
1.2 Features	
1.3 Block Diagram	17
Chapter 2 Package Information	18
2.1 Order Information	18
2.2 lop Marking	18
2.3 Package Dimension	
2.4 Pin Number List	
Chapter 3 Electrical Specification	
3.1 Absolute Ratings	30
3.2 Recommended Operating Condition	31
3.3 DC Characteristics	
3.4 Electrical Characteristics for General IO	33
3.5 Electrical Characteristics for PLL	
3.6 Electrical Characteristics for PCIe2/SATA Interface	
3.7 Electrical Characteristics for MIPI CDPHY interface	
3.8 Electrical Characteristics for MIPI CSI DPHY interface	
3.9 Electrical Characteristics for SARADC	
3.10 Electrical Characteristics for TSADC	
Chapter 4 Thermal Management	
·	
4.1 Overview	
4.2 Package Thermal Characteristics	36

Figure Index

Fig.1-1 Block Diagram	17
Fig.2-1 Package definition	18
Fig.2-2 Package Top View	
Fig. 2-3 Package Bottom View	

Table Index

21
30
31
32
33
33
33
34
34
34
35
36

Warranty Disclaimer

Rockchip Electronics Co., Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co., Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co., Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co., Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co., Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co., Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co., Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

Trademarks

Rockchip and Rockchip $^{\text{TM}}$ logo and the name of Rockchip Electronics Co., Ltd's products are trademarks of Rockchip Electronics Co., Ltd. and are exclusively owned by Rockchip Electronics Co., Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

Copyright © 2021 Rockchip Electronics Co., Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co., Ltd.

Chapter 1 Introduction

1.1 Overview

RK3588S is a low power, high performance processor for ARM-based PC and Edge Computing device, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A76 and quad-core Cortex-A55 with separately NEON coprocessor.

Many embedded powerful hardware engines provide optimized performance for high-end application. RK3588S supports H.265 and VP9 decoder by 8K@60fps, H.264 decoder by 8K@30fps, and AV1 decoder by 4K@60fps, also support H.264 and H.265 encoder by 8K@30fps, high-quality JPEG encoder/decoder, specialized image preprocessor and postprocessor.

Embedded 3D GPU makes RK3588S completely compatible with OpenGLES 1.1, 2.0, and 3.2, OpenCL up to 2.2 and Vulkan1.2. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation.

RK3588S introduces a new generation totally hardware-based maximum 48-Megapixel ISP (image signal processor). It implements a lot of algorithm accelerators, such as HDR, 3A, LSC, 3DNR, 2DNR, sharpening, dehaze, fisheye correction, gamma correction and so on.

The build-in NPU supports INT4/INT8/INT16/FP16 hybrid operation and computing power is up to 6TOPs. In addition, with its strong compatibility, network models based on a series of frameworks such as TensorFlow/MXNet/PyTorch/Caffe can be easily converted.

RK3588S has high-performance quad channel external memory interface (LPDDR4/LPDDR4X/LPDDR5) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications.

1.2 Features

The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

1.2.1 Microprocessor

- Quad-core ARM Cortex-A76 MPCore processor and quad-core ARM Cortex-A55 MPCore processor, both are high-performance, low-power and cached application processor
- DSU (DynamIQ Shared Unit) comprises the L3 memory system, control logic, and external interfaces to support a DynamIQ cluster
- Full implementation of the ARM architecture v8-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerating media and signal processing
- ARMv8 Cryptography Extensions
- Trustzone technology support
- Integrated 64KB L1 instruction cache, 64KB L1 data cache and 512KB L2 cache for each Cortex-A76
- Integrated 32KB L1 instruction cache, 32KB L1 data cache and 128KB L2 cache for each Cortex-A55
- Quad-core Cortex-A76 and Quad-core Cortex-A55 share 3MB L3 cache
- Eight separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario
 - PD CPU 0: 1st Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_1: 2nd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_2: 3rd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_3: 4th Cortex-A55 + Neon + FPU + L1/L2 I/D Cache

- PD CPU 4: 1st Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD_CPU_5: 2nd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD CPU 6: 3rd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD CPU 7: 4th Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- Three isolated voltage domains to support DVFS, one for A76_0 and A76_1, one for A76_2 and A76_3, the other for DSU and Cortex-A55.

1.2.2 Memory Organization

- Internal on-chip memory
 - BootRom
 - Support system boot from the following device:
 - SPI interface
 - eMMC interface
 - SD/MMC interface
 - ◆ Support system code download by the following interface:
 - USB OTG interface
 - Share Memory in the voltage domain of VD_LOGIC
 - PMU SRAM in VD_PMU for low power application
- External off-chip memory
 - Dynamic Memory Interface
 - ◆ Compatible with JEDEC standards LPDDR4/LPDDR4X/LPDDR5
 - ◆ Support four channels, each channel 16bits data widths
 - ◆ Support up to 2 ranks (chip selects) for each channel
 - ◆ Totally up to 32GB address space
 - ◆ Low power modes, such as power-down and self-refresh for SDRAM
 - eMMC Interface
 - ◆ Fully compliant with JEDEC eMMC 5.1 and eMMC 5.0 specification
 - ◆ Backward compliant with eMMC 4.51 and earlier versions specification.
 - ◆ Support HS400, HS200, DDR50 and legacy operating modes
 - ◆ Support three data bus width: 1bit, 4bits or 8bits
 - SD/MMC Interface
 - ◆ Compatible with SD3.0, MMC ver4.51
 - ♦ Data bus width is 4bits
 - Flexible Serial Flash Interface(FSPI)
 - ◆ Support transfer data from/to serial flash device
 - ◆ Support 1bit, 2bits or 4bits data bus width
 - ◆ Support 2 chips select

1.2.3 System Component

- MCU
 - Three Cortex-M0 MCUs inside RK3588S
 - MCU in VD PMU integrate 16KB Cache and 16KB TCM
 - MCU in VD NPU integrate 16KB Cache and 64KB TCM
 - MCU in PD_CENTER integrate 32KB TCM
 - Integrated Programmable Interrupt Controller, all IRQ lines connected to GIC for CPU also connect to MCU in VD_PMU(PMU_M0) and PD_CENTER(DDR_M0)
 - Integrated Debug Controller with JTAG interface
- CRU (clock & reset unit)
 - Support total 18 PLLs to generate all clocks
 - One oscillator with 24MHz clock input
 - Support clock gating control for individual components
 - Support global soft-reset control for whole chip, also individual soft-reset for each component
- PMU(power management unit)
 - Multiple configurable work modes to save power by different frequency or automatic clock gating control or power domain on/off control
 - Lots of wakeup sources in different mode
 - Support 10 separate voltage domains
 - Support 45 separate power domains, which can be power up/down by software

based on different application scenes

Timer

- Support 12 secure timers with 64bits counter and interrupt-based operation
- Support 18 non-secure timers with 64bits counter and interrupt-based operation
- Support two operation modes: free-running and user-defined count for each timer
- Support timer work state checkable

PWM

- Support 16 on-chip PWMs(PWM0~PWM15) with interrupt-based operation
- Programmable pre-scaled operation to bus clock and then further scaled
- Embedded 32-bit timer/counter facility
- Support capture mode
- Support continuous mode or one-shot mode
- Provides reference mode and output various duty-cycle waveform
- Optimized for IR application for PWM3, PWM7, PWM11, PWM15

Watchdog

- 32-bit watchdog counter
- Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
- WDT can perform two types of operations when timeout occurs:
 - ◆ Generate a system reset
 - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
- Totally five Watchdog for CPU and MCU

Interrupt Controller

- Support 12 PPI interrupt source and 480 SPI interrupt sources input from different components inside RK3588S
- Support 16 software-triggered interrupts
- Input interrupt level is fixed, high-level sensitive for SPI and low-level sensitive for PPI
- Support different interrupt priority for each interrupt source, and they are always software-programmable

DMAC

- Micro-code programming based DMA
- Linked list DMA function is supported to complete scatter-gather transfer
- Support data transfer types including memory-to-memory, memory-to-peripherals, peripherals-to-memory
- Totally three embedded DMA controllers for peripheral system
- Each DMAC features:
 - ♦ Support 8 channels
 - ♦ 32 hardware request from peripherals
 - ♦ 2 interrupt output
 - Support TrustZone technology and programmable secure state for each DMA channel

Secure System

- Embedded two cipher engine
 - ◆ Support Link List Item (LLI) DMA transfer
 - ♦ Support SHA-1, SHA-256/224, SHA-512/384, MD5, SM3 with hardware padding
 - ◆ Support HMAC of SHA-1, SHA-256, SHA-512, MD5, SM3 with hardware padding
 - ◆ Support AES-128, AES-192, AES-256 encrypt & decrypt cipher
 - Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - Support SM4 ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - ◆ Support DES & TDES cipher, with ECB/CBC/OFB/CFB mode
 - Support up to 4096 bits PKA mathematical operations for RSA/ECC/SM2
 - ◆ Support generating random numbers
- Support keyladder to guarantee key secure

- Support data scrambling for all DDR types
- Support secure OTP
- Support secure debug
- Support secure DFT test
- Support secure OS
- Except CPU, the other masters in the SoC can also support security and nonsecurity mode by software-programmable
- Some slave components in SoC can only be addressed by security master and the other slave components can be addressed by security master or non-security master by software-programmable
- System SRAM(share memory), part of space is addressed only in security mode
- External DDR space can be divided into 16 parts, each part can be softwareprogrammable to be enabled by each master

Mailbox

- Three Mailbox in SoC to service CPU and MCU communication
- Support four mailbox elements per mailbox, each element includes one data word, one command word register and one flag bit that can represent one interrupt
- Provide 32 lock registers for software to use to indicate whether mailbox is occupied
- Decompression
 - Support for decompressing GZIP files
 - Support for decompressing LZ4 files, including the General Structure of LZ4 Frame format and the Legacy Frame format.
 - Support for decompressing data in DEFLATE format
 - Support for decompressing data in ZLIB format
 - Support Hash32 check in LZ4 decompression process
 - Support the limit size function of the decompressed data to prevent the memory from being maliciously destroyed during the decompression process

1.2.4 Video CODEC

- Video Decoder
 - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264, H.265, VC-1, VP9, VP8, MVC, AV1
 - MMU Embedded
 - Multi-channel decoder in parallel for less resolution
 - H.264 AVC/MVC Main10 L6.0 : 8K@30fps (7680x4320)®
 VP9 Profile0/2 L6.1 : 8K@60fps (7680x4320)
 H.265 HEVC/MVC Main10 L6.1 : 8K@60fps (7680x4320)
 AVS2 Profile0/2 L10.2.6 : 8K@60fps (7680x4320)
 AV1 Main Profile 8/10bit L5.3 : 4K@60fps (3840x2160)
 MPEG-2 up to MP : 1080p@60fps (1920x1088)
 MPEG-1 up to MP : 1080p@60fps (1920x1088)
 VC-1 up to AP level 3 : 1080p@60fps (1920x1088)
 VP8 version2 : 1080p@60fps (1920x1088)
- Video Encoder
 - Real-time H.265/H.264 video encoding
 - Support up to 8K@30fps
 - Multi-channel encoder in parallel for less resolution

1.2.5 JPEG CODEC

- JPEG Encoder
 - Baseline (DCT sequential)
 - Encoder size is from 96x96 to 8192x8192(67Mpixels)
 - Up to 90 million pixels per second
 - Embedded four encoder units
- JPEG Decoder
 - Decoder size is from 48x48 to 65536x65536
 - Support YUV400/YUV411/YUV420/YUV422/YUV440/YUV444
 - Support up to 1080P@280fps, and 560 million pixels per second

- Support MJPEG
- Embedded four encoder units

1.2.6 Neural Process Unit

- Neural network acceleration engine with processing performance up to 6 TOPS
- Include triple NPU core, and support triple core co-work, dual core co-work, and work independently
- Support integer 4, integer 8, integer 16, float 16, Bfloat 16 and tf32 operation
- Embedded 384KBx3 internal buffer
- Multi-task, multi-scenario in parallel
- Support deep learning frameworks: TensorFlow, Caffe, Tflite, Pytorch, Onnx NN, Android NN, etc.
- One isolated voltage domain to support DVFS

1.2.7 Graphics Engine

- 3D Graphics Engine
 - ARM Mali-G610 MP4
 - High performance OpenGLES 1.1, 2.0 and 3.2, OpenCL 2.2, Vulkan1.2 etc.
 - Embedded 4 shader cores with shared hierarchical tiler
 - Provide MMU and L2 Cache with 4x 256KB size
 - The latest Valhall architecture
 - ARM Frame Buffer Compression(AFBC) 1.3
 - Support Serial Wire debug for embedded MCU
 - One isolated voltage domain to support DVFS
- 2D Graphics Engine
 - Source format: ARGB/RGB888/RGB565/YUV420/YUV422/BPP
 - Destination formats: ARGB/RGB888/RGB565/YUV420/YUV422
 - Max resolution: 8192x8192 source, 4096x4096 destination
 - Block transfer and Transparency mode
 - Color fill with gradient fill, and pattern fill
 - Alpha blending modes including global alpha, per pixel alpha (color/alpha channel separately) and fading
 - Arbitrary non-integer scaling ratio, from 1/8 to 8
 - 0, 90, 180, 270 degree rotation, x-mirror, y-mirror & rotation operation
 - ROP2, ROP3, ROP4
 - Support 4k/64k page size MMU
- Image Enhancement Processor
 - Image format
 - ♦ Input data: YUV420/YUV422, semi-planar/planar, UV swap
 - ◆ Output data: YUV420/YUV422, semi-planar, UV swap, Tile mode
 - ◆ YUV down sampling conversion from 422 to 420
 - ◆ Max resolution for dynamic image up to 1920x1080
 - De-interlace

1.2.8 Video Input Interface

- MIPI Interface
 - Two MIPI DC(DPHY/CPHY) combo PHY
 - Support to use DPHY or CPHY
 - ◆ Each MIPI DPHY V2.0, 4lanes, 4.5Gbps per lane
 - ◆ Each MIPI CPHY V1.1, 3lanes, 2.5Gsps per lane
 - Two MIPI CSI DPHY
 - ◆ Each MIPI DPHY V1.2, 2lanes, 2.5Gbps per lane
 - ◆ Support to combine 2 DPHY together to one 4lanes
 - Support camera input combination:
 - ◆ 2 MIPI DCPHY + 2 MIPI CSI DPHY(2 lanes), totally support 4 cameras input
 - ◆ 2 MIPI DCPHY + 1 MIPI CSI DPHY(4 lanes), totally support 3 cameras input
- DVP interface
 - One 8/10/12/16-bit standard DVP interface, up to 150MHz input data
 - Support BT.601/BT.656 and BT.1120 VI interface
 - Support the polarity of pixel_clk, hsync, vsync configurable

- HDMI RX interface
 - Single-port HDMI 2.0 RX PHY, 4 lanes, no sideband channels
 - Data rate support in HDMI 2.0 mode
 - 6Gbps down to 3.4Gbps
 - Data rate support in HDMI 1.4 mode
 - ◆ 3.4Gbps down to 250Mbps
 - HDMI 2.0 video formats
 - ◆ TMDS Scrambler to enable support for 2160p@60 Hz with RGB/YCbCr4:4:4 or YCbCr4:2:2
 - ◆ Supports YCbCr 4:2:0 to enable 2160p@60Hz at lower HDMI link speeds
 - HDMI 1.4b video formats
 - ◆ All CEA-861-E video formats up to 1080p@120Hz
 - ♦ HDMI 1.4b 4K x 2K video formats(3840x2160p@24Hz/25Hz/30Hz and 4096x2160p@24Hz)
 - ◆ HDMI 1.4b 3D video modes with up to 340 MHz(TMDS clock)
 - Support HDCP2.3 and HDCP1.4

1.2.9 Image Signal Processor

- Video Capture(VICAP)
 - Support BT601, BT656, BT1120
 - Support receiving six interfaces of MIPI CSI/DSI, up to four IDs for each interface
 - Support five CSI data formats: RAW8/10/12/14, YUV422
 - Support three modes of HDR: virtual channel mode, identification code mode, line counter mode
 - Support RAW data through to ISP0/1
- Maximum input
 - 48M: 8064x6048@15 dual ISP
 - 32M: 6528x4898@30 dual ISP
 - 16M: 4672x3504@30 single ISP
- 3A: include AE/Histogram, AF, AWB statistics output
- FPN: Fixed Pattern Noise removal
- BLC: Black Level Correction
- DPCC: Static/Dynamic defect pixel cluster correction
- PDAF: Phase Detection Auto Focus
- LSC: Lens shading correction
- Bayer-2DNR: Spatial Bayer-raw De-noising
- Bayer-3DNR: Temporal Bayer-raw De-noising
- CAC: Chromatic Aberration Correction
- HDR: 3-Frame Merge into High-Dynamic Range
- DRC: HDR Dynamic Range Compression, Tone mapping
- GIC: Green Imbalance Correction
- Debayer: Advanced Adaptive Demosaic with Chromatic Aberration Correction
- CCM/CSM: Color correction matrix; RGB2YUV etc
- Gamma: Gamma out correction
- Dehaze/Enhance: Automatic Dehaze and Effect enhancement
- 3DLUT: 3D-Lut Color Palette for Customer
- LDCH: Lens-distortion only in the horizontal direction
- YUV-2DNR: Spatial YUV De-noising
- Sharp: Image Sharpening and boundary filtering
- CMSK: privacy mask
- GAIN: image local gain
- Support multi-sensor reuse ISP
- FishEye Correction(FEC)
 - Input mode and data format
 - ◆ Support RASTER: YUV422SP, YUV422I, YUV420SP
 - Output mode and data format
 - ♦ RASTER: YUV422SP, YUV422I, YUV420SP
 - ◆ FBCE: YUV422SP, YUV420SP

- Support 16x8, 32x16 two density
- Support up to 4 times reduction factor
- Resolution 128x128~4095x4095
- Y Interpolation: Bicubic; C Interpolation: Biliner

1.2.10 Display interface

- HDMI/eDP TX interface
 - Support two HDMI/eDP TX combo interface, but HDMI and eDP can not work at the same time for each interface
 - Support x1, x2 and x4 configuration for each interface
 - Support all the data rates for HDMI FRL: 3, 6, 8, 10 and 12Gbps
 - Support 1.62Gbps, 2.7Gbps and 5.4Gbps for eDP
 - Support up to 7680x4320@60Hz for HDMI TX, and 4K@60Hz for eDP
 - Support RGB/YUV(up to 10bit) format for HDMI TX
 - Support RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10 bit per component video format for eDP
 - Support DSC 1.2a for HDMI TX
 - Support HDCP2.3 for HDMI TX, and HDCP1.3 for eDP
- DP TX interface
 - Support one DP TX 1.4a interface which combo with USB3.1 Gen1
 - Support 1/2/4lanes for each interface
 - Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps Serializer
 - Support up to 8192x4320@30Hz
 - Support RGB/YUV(up to 10bit) format
 - Support Single Stream Transport(SST)
 - Support DP Alt mode on USB Type-C
 - Support HDCP2.3, HDCP 1.3
- MIPI DSI interface
 - Support 2 MIPI DPHY 2.0 interface
 - Support 4 data lanes and 4.5Gbps maximum data rate per lane
 - Support max resolution 4K@60Hz
 - Support dual MIPI display: left-right mode
 - Support RGB(up to 10bit) format
 - Support DSC 1.1/1.2a
- BT.1120 video output interface
 - Support up to 1920x1080@60Hz
 - Support RGB(up to 8bit) format
 - Up to 150MHz data rate

1.2.11 Video Output Processor

- Video ports
 - Video Port0, max output resolution: 7680x4320@60Hz
 - Video Port1, max output resolution: 4096x2304@60Hz
 - Video Port2, max output resolution: 4096x2304@60Hz
 - Video Port3, max output resolution: 1920x1080@60Hz
- Cluster 0/1/2/3
 - Max input and output resolution 4096x2304
 - Support AFBCD
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 4~1/4
 - Support rotation
- ESMART 0/1/2/3
 - Max input and output resolution 4096x2304
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 8~1/8
 - Support 4 region
- Overlay
 - Support up to 8 layers overlay: 4 cluster/4 esmart
 - Support RGB/YUV domain overlay

- Post process
 - HDR
 - Dolby HDR
 - HDR10/HDR HLG
 - ♦ HDR2SDR/SDR2HDR
 - 3D-LUT/P2I/CSC/BCSH/DITHER/CABC/GAMMA/COLORBAR
- Write back
 - Format: ARGB8888/RGB888/RGB565/YUV420
 - Max resolution: 1920x1080

1.2.12 Audio Interface

- I2S0/I2S1 with 8 channels
 - Up to 8 channels TX and 8 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - Support TDM normal, 1/2 cycle left shift, 1 cycle left shift, 2 cycle left shift, right shift mode serial audio data transfer
 - I2S, PCM and TDM mode cannot be used at the same time
- I2S2/I2S3 with 2 channels
 - Up to 2 channels for TX and 2 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - I2S and PCM cannot be used at the same time
- SPDIF0/SPDIF1
 - Support two 16-bit audio data store together in one 32-bit wide location
 - Support biphase format stereo audio data output
 - Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
 - Support 16, 20, 24 bits audio data transfer in linear PCM mode
 - Support non-linear PCM transfer
- PDM0/PDM1
 - Up to 8 channels
 - Audio resolution from 16bits to 24bits
 - Sample rate up to 192KHz
 - Support PDM master receive mode
- Digital Audio Codec
 - Support 2 channels digital DAC
 - Support I2S/PCM interface, master and slave mode
 - Support 16 bit sample resolution
 - Support three modes of mixing for every digital DAC channel
 - Support volume control
- VAD(Voice Activity Detection)
 - Support read voice data from I2S/PDM
 - Support voice amplitude detection
 - Support Multi-Mic array data storing
 - Support a level combined interrupt

1.2.13 Connectivity

- SDIO interface
 - Compatible with SDIO3.0 protocol
 - 4-bit data bus widths

- GMAC 10/100/1000M Ethernet controller
 - Support one Ethernet controllers
 - Support 10/100/1000-Mbps data transfer rates with the RGMII interfaces
 - Support 10/100-Mbps data transfer rates with the RMII interfaces
 - Support both full-duplex and half-duplex operation
- USB3.1 Gen1
 - Support USB3.1 Gen1,equal to USB3.2 Gen1 and USB3.0,up to 5Gbps datarate
 - Embedded 1 USB3.1 OTG interfaces which combo with DP TX (USB3OTG_0)
 - Embedded 1 USB3.1 Host interface which combo with Combo PIPE PHY2 (USB3OTG_2)
 - Compatible Specification
 - ◆ Universal Serial Bus 3.0 Specification, Revision 1.0
 - Universal Serial Bus Specification, Revision 2.0 (exclude USB3OTG_2)
 - ◆ eXtensible Host Controller Interface for Universal Serial Bus (xHCI), Revision 1.1
 - Support Control/Bulk (including stream)/Interrupt/Isochronous Transfer
 - Simultaneous IN and OUT transfer for USB3.1 Gen1
 - Descriptor caching and data pre-fetching used to improve system performance in high-latency systems
 - LPM protocol in USB 2.0 (exclude USB3OTG_2) and U0, U1, U2, and U3 states for USB3.1 Gen1
 - USB3.1 Gen1 Device Features
 - ◆ Up to 10 IN endpoints, including control endpoint 0
 - ◆ Up to 6 OUT endpoints, including control endpoint 0
 - ◆ Up to 16 endpoint transfer resources, each one for each endpoint
 - ◆ Flexible endpoint configuration for multiple applications/USB set-configuration modes
 - Hardware handles ERDY and burst
 - Stream-based bulk endpoints with controller automatically initiating data movement
 - ◆ Isochronous endpoints with isochronous data in data buffers
 - ◆ Flexible Descriptor with rich set of features to support buffer interrupt moderation, multiple transfers, isochronous, control, and scattered buffering support
 - USB3.1 Gen1 xHCI Host Features
 - Support up to 64 devices
 - ◆ Support 1 interrupter
 - ◆ Support 1 USB2.0 port (exclude USB3OTG 2) and 1 Super-Speed port
 - ◆ Support standard or open-source xHCI and class driver
 - USB3.1 Gen1 Dual-Role Device (DRD) Features
 - Static Device Operation
 - Static Host Operation
 - ◆ USB3.1/USB2.0 OTG A device and B device basing on ID, USB3OTG_2 only support USB3.1 Gen1
 - ◆ Not Support USB3.1/USB2.0 OTG session request protocol (SRP), host negotiation protocol (HNP) and Role Swap Protocol (RSP)
 - Miscellaneous Features
 - ◆ USB2.0 PHY support Battery Charge detection
 - ◆ USB3OTG 0 support USB Type-C and DP Alt Mode
 - USB3OTG_2 PHY combos with PCIE and SATA
- USB 2.0 Host
 - Compatible with USB 2.0 specification
 - Support two USB 2.0 Host
 - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
 - Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0
 - Support Open Host Controller Interface Specification (OHCI), Revision 1.0a
- Combo PIPE PHY Interface

- Support two Combo PIPE PHYs with PCIe2.1/SATA3.0/USB3.1 controller
- Combo PIPE PHY0 support one of the following interfaces
 - ◆ SATA
 - ◆ PCIe2.1
- Combo PIPE PHY2 support one of the following interfaces
 - ◆ SATA
 - ◆ PCIe2.1
 - ♦ USB3.1 Gen1
- PCIe2.1 Interface
 - ◆ Compatible with PCI Express Base Specification Revision 2.1
 - ◆ Support 1 lane for each PCIe2.1 interface
 - ◆ Support Root Complex(RC) only
 - Support 5Gbps data rate
- SATA Interface
 - ◆ Compatible with Serial ATA 3.1 and AHCI revision 1.3.1
 - ◆ Support eSATA
 - ◆ Support 1 port for each SATA interface
 - Support 6Gbps data rate
- SPI interface
 - Support 5 SPI Controllers(SPI0-SPI4)
 - Support two chip-select output
 - Support serial-master and serial-slave mode, software-configurable
- I2C Master controller
 - Support 9 I2C Master(I2C0-I2C8)
 - Support 7bits and 10bits address mode
 - Software programmable clock frequency
 - Data on the I2C-bus can be transferred at rates of up to 100k bits/s in the Standard-mode, up to 400k bits/s in the Fast-mode
- UART interface
 - Support 10 UART interfaces(UARTO-UART9)
 - Embedded two 64-byte FIFO for TX and RX operation respectively
 - Support 5bit, 6bit, 7bit, 8bit serial data transmit or receive
 - Standard asynchronous communication bits such as start, stop and parity
 - Support different input clock for UART operation to get up to 4Mbps baud rate
 - Support auto flow control mode for all UART
- CAN Bus
 - Support 3 CAN buses
 - Support CAN 2.0B protocol
 - Support transmit or receive CAN standard frame
 - Support transmit or receive CAN extended frame
 - Support transmit or receive data frame, remote frame, overload frame, error frame and frame interval

1.2.14 Others

- Multiple group of GPIO
 - All of GPIOs can be used to generate interrupt
 - Support level trigger and edge trigger interrupt
 - Support configurable polarity of level trigger interrupt
 - Support configurable rising edge, falling edge and both edge trigger interrupt
 - Support configurable pull direction(a weak pull-up and a weak pull-down)
 - Support configurable drive strength
- Temperature Sensor (TS-ADC)
 - Support User-Defined Mode and Automatic Mode
 - In User-Defined Mode, start_of_conversion can be controlled completely by software, and also can be generated by hardware.
 - In Automatic Mode, the temperature of alarm(high/low temperature) interrupt can be configurable
 - In Automatic Mode, the temperature of system reset can be configurable

■ Support to 7 channel TS-ADC, the temperature criteria of each channel can be configurable

- -40~125°C temperature range and 1°C temperature resolution
- Successive approximation ADC (SARADC)
 - 12-bit resolution
 - Up to 1MS/s sampling rate
 - 6 single-ended input channels
- OTP
 - Support 32Kbit space and higher 4k address space is non-secure part.
 - Support read and program word mask in secure model
 - Support maximum 32 bit OTP program operation
 - Support maximum 16 word OTP read operation
 - Program and Read state can be read
 - Program fail address record
- Package Type
 - FCCSP1253L (body: 17mm x 17mm; ball size: 0.26mm; ball pitch: 0.4mm)

1.3 Block Diagram

The following diagram shows the basic block diagram.




Fig.1-1 Block Diagram

Chapter 2 Package Information

2.1 Order Information

Orderable Device	RoHS status	Package	Package Q'ty	Device Feature
RK3588S	RoHS	FCCSP1253L	900pcs by tray	Application processor

2.2 Top Marking




Fig.2-1 Package definition

2.3 Package Dimension




Fig.2-2 Package Top View




Fig.2-3 Package Bottom View




Fig.2-4 Package Side View

	Dim	ensior	ı in	Dimension in				
Symbol		mm		inch				
	MIN	NOM	MAX	MIN	NOM	MAX		
A	1.163	1.240	1.317	0.046	0.049	0.052		
A1	0.120	0.170	0.220	0.005	0.007	0.009		
A2	1.012	1.070	1.128	0.040	0.042	0.044		
A3	0.570	0.600	0.630	0.022	0.024	0.025		
С	0.420	0.470	0.520	0.017	0.019	0.020		
D	16.900	17.000	17.100	0.665	0.669	0.673		
E	16.900	17.000	17.100	0.665	0.669	0.673		
D1		16.400			0.646			
E1		16.400			0.646			
е		0.400			0.016			
b	0.210	0.260	0.310	0.008	0.010	0.012		
aaa		0.100			0.004			
ccc		0.150			0.006			
ddd		0.130			0.005			
eee	0.150				0.006			
fff		0.050			0.002			
MD/ME		42/42						

Fig.2-5 Package Dimension

2.4 Pin Number List

Table 2-1 Pin Number Order Information

Pin Name			D
Pin Name	Pin	Pin Name	Pin
VSS_1	A1	AVSS_98	AY9
VSS_2	A2	DDR_CH0_DQS0N_B	B1
DDR_CH1_DQS1P_C	A3	DDR_CH0_DQS0P_B	B2
DDR_CH1_DQS1N_C	A4	VSS_4	B3
DDR_CH1_ZQ_C	A5	VSS_5	B5
DDR_CH1_WCK1N_C	A6	DDR_CH1_WCK1P_C	B6
DDR_CH1_A3_C	A7	DDR_CH1_A6_C	B7
DDR_CH1_DQS0P_C	A9	VSS_6	B8
DDR CH1 A4 C	A10	DDR_CH1_DQS0N_C	B9
DDR_CH1_DQ10_C	A12	VSS 7	B10
DDR_CH1_LP4/4X_CKE1/LP5_CS1_C	A13	VSS 8	B11
DDR_CH1_A5_C	A15	DDR_CH1_DQ9_C	B12
DDR_CH1_DQ14_C	A16	DDR_CH1_RESET_C	B13
DDR CH1 LP4/4X CKE0/LP5 CS0 C	A18	VSS 9	B14
	A19	DDR_CH1_LP4/4X_CS0_C	B15
DDR_CH1_LP4/4X_CS1_C			
DDR_CH1_DQ2_C	A20	DDR_CH1_DQ15_C	B16
DDR_CH1_A1_C	A21	VSS_10	B17
DDR_CH1_LP4/4X_CS1_D	A23	DDR_CH1_A0_C	B18
DDR_CH1_DQ0_D	A24	VSS_11	B19
DDR_CH1_A0_D	A26	DDR_CH1_DQ0_C	B20
DDR_CH1_A1_D	A27	VSS_12	B21
DDR_CH1_DQ3_D	A28	DDR_CH1_A2_C	B22
DDR_CH1_A2_D	A30	VSS_13	B23
DDR_CH1_LP4/4X_CKE1/LP5_CS1_D	A31	DDR_CH1_DQ2_D	B24
DDR_CH1_DQ15_D	A32	DDR_CH1_RESET_D	B25
DDR_CH1_A6_D	A33	VSS_14	B26
DDR_CH1_LP4/4X_CKE0/LP5_CS0_D	A35	VSS_15	B27
DDR CH1 A3 D	A36	DDR_CH1_DQ5_D	B28
DDR_CH1_WCK1P_D	A37	VSS 16	B29
DDR_CH1_A5_D	A38	DDR CH1 LP4/4X CS0 D	B30
DDR_CH1_WCK0N_D	A39	VSS 17	B31
DDR CH1 ZQ D		DDR CH1 DQ12 D	B32
	A40		
DDR_CH1_DQS0N_D	A41	DDR_CH1_A4_D	B33
VSS_3	A42	VSS_18	B34
DDR_CH0_CKB_A	AA1	VSS_19	B35
DDR_CH0_CK_A	AA2	VSS_20	B36
VSS_296	AA3	DDR_CH1_WCK1N_D	B37
DDR_CH0_DQ1_B	AA5	VSS_21	B38
VSS_297	AA6	DDR_CH1_WCK0P_D	B39
VSS_298	AA7	VSS_22	B40
VSS_299	AA8	DDR_CH1_DQS0P_D	B41
VSS_300	AA9	VSS_23	B42
VSS_301	AA10	HDMI_TX0_SBDP/EDP_TX0_AUXP	BA1
VSS_302	AA11	HDMI_TX0_D3P/EDP_TX0_D3P	BA2
VSS 303	AA12	AVSS 116	BA3
DDR CH0 PLL AVSS	AA14	HDMI_TX0_D0N/EDP_TX0_D0N	BA4
VSS_304	AA19	HDMI_TX0_D1P/EDP_TX0_D1P	BA5
VSS_305	AA22	AVSS_117	BA6
VSS_306	AA23	HDMI_TX0_D2N/EDP_TX0_D2N	BA7
PLL AVSS	AA26	TYPECO_SBU1/DPO_AUXP	BA8
VDD_CPU_LIT_MEM_1		AVSS 118	
	AA28	TYPECO SSRX1N/DPO TXON	BA9
VDD_CPU_LIT_MEM_2	AA29		BA10
VDD_CPU_LIT_MEM_3	AA30	TYPEC0_SSTX1N/DP0_TX1N	BA11
VSS_307	AA31	AVSS_119	BA12
VSS_308	AA37	TYPEC0_SSRX2N/DP0_TX2N	BA13
VSS_309	AA38	TYPECO_SSTX2N/DPO_TX3N	BA14
VSS_310	AA39	AVSS_120	BA15
VSS_311	AA40	MIPI_DPHY1_TX_D0N/MIPI_CPHY1_TX_TRIO0_A	BA16
EMMC_D2/FSPI_D2_M0/GPIO2_D2_u	AA41	MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A	BA17
EMMC_D3/FSPI_D3_M0/GPIO2_D3_u	AA42	AVSS_121	BA18
VSS_312	AB2	MIPI_DPHY1_TX_CLKN/MIPI_CPHY1_TX_TRIO1_B	BA19
DDR_CH0_DQ3_A	AB3	MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B	BA20
DDR_CH0_DQ1_A	AB4	AVSS_122	BA21
DDR_CH0_DQ4_A	AB5	MIPI_DPHY1_TX_D3N/MIPI_CPHY1_TX_TRIO2_C	BA22
VSS_313	AB6	MIPI_DPHY1_RX_D0P/MIPI_CPHY1_RX_TRIO0_B	BA23
VSS 314	AB9	AVSS 123	BA24
VSS 315	AB10	MIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIO0_C	BA25
VSS_316	AB11	MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C	BA26
VSS_317	AB12	AVSS 124	BA27
DDR_CHO_PLL_DVDD	AB14	MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A	BA28
VSS_318	AB19	MIPI_DPHY1_RX_D3P/NO_USE	BA29
VSS_319	AB19 AB20	AVSS 125	BA30
VSS_320	AB21	MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A	BA31
VSS_321	AB22	MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A	BA32
VSS_322	AB23	AVSS_126	BA33
VSS_323	AB24	MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B	BA34
PLL_AVDD1V8	AB25	MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B	BA35
VDD_CPU_LIT_1	AB31	AVSS_127	BA36
VSS_324	AB32	MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C	BA37
VSS_325	AB33	MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B	BA38
VSS_326	AB34	MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A	BA40
EMMCIO_1V8_1	AB35	MIPI_DPHY0_RX_CLKN/MIPI_CPHY0_RX_TRIO1_B	BA41

- KK99009 Datasneet			
Pin Name	Pin	Pin Name	Pin
VSS_327	AB36	MIPI_DPHY0_RX_D2N/MIPI_CPHY0_RX_TRIO2_A	BA42
VSS_328	AB37	AVSS_128	BB1
VSS_329	AB38	HDMI_TX0_D3N/EDP_TX0_D3N	BB2
VSS_330 VSS_331	AB39 AB40	HDMI_TX0_D0P/EDP_TX0_D0P HDMI_TX0_D1N/EDP_TX0_D1N	BB4 BB5
EMMC_CLKOUT/GPIO2_A1_d	AB40 AB41	HDMI_TX0_DIN/EDP_TX0_DIN HDMI_TX0_D2P/EDP_TX0_D2P	BB7
EMMC_D4/I2C1_SCL_M3/UART5_RX_M2/GPIO2_D4_u	AB42	TYPECO_SBU2/DPO_AUXN	BB8
DDR_CH0_LP4/4X_CS1_A	AC1	TYPECO_SSRX1P/DPO_TX0P	BB10
DDR_CH0_A1_A	AC2	TYPEC0_SSTX1P/DP0_TX1P	BB11
VSS_332	AC3	TYPEC0_SSRX2P/DP0_TX2P	BB13
VSS_333	AC4	TYPEC0_SSTX2P/DP0_TX3P	BB14
VSS_334	AC5	MIPI_DPHY1_TX_D0P/MIPI_CPHY1_TX_TRIO0_B	BB16
VSS_335	AC6	MIPI_DPHY1_TX_D1N/MIPI_CPHY1_TX_TRIO0_C MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C	BB17
VDD_VDENC_6 VSS_336	AC16 AC17	MIPI_DPHY1_TX_CLRP/MIPI_CPHY1_TX_TRIOT_C MIPI_DPHY1_TX_D2N/MIPI_CPHY1_TX_TRIO2_A	BB19 BB20
VSS 337	AC17	MIPI_DPHY1_TX_D3P/NO_USE	BB22
VSS 338	AC22	MIPI_DPHY1_RX_DON/MIPI_CPHY1_RX_TRIO0_A	BB23
VSS_339	AC23	MIPI_DPHY1_RX_D1P/MIPI_CPHY1_RX_TRIO1_A	BB25
VSS_340	AC24	MIPI_DPHY1_RX_CLKN/MIPI_CPHY1_RX_TRIO1_B	BB26
VSS_341	AC25	MIPI_DPHY1_RX_D2P/MIPI_CPHY1_RX_TRIO2_B	BB28
VSS_342	AC26	MIPI_DPHY1_RX_D3N/MIPI_CPHY1_RX_TRIO2_C	BB29
VDD_CPU_LIT_2	AC27	MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B	BB31
VDD_CPU_LIT_3	AC28	MIPI_DPHY0_TX_D1N/MIPI_CPHY0_TX_TRIO0_C	BB32
VDD_CPU_LIT_4 VDD_CPU_LIT_5	AC29 AC30	MIPI_DPHY0_TX_CLKP/MIPI_CPHY0_TX_TRIO1_C MIPI_DPHY0_TX_D2N/MIPI_CPHY0_TX_TRIO2_A	BB34 BB35
VDD CPU LIT 6	AC31	MIPI_DPHY0_TX_D3P/NO_USE	BB37
VCCIO5 1	AC33	MIPI_DPHY0_RX_D0N/MIPI_CPHY0_RX_TRIO0_A	BB38
VCCIO5_2	AC34	MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C	BB41
EMMCIO_1V8_2	AC35	AVSS_129	BB42
SPI2_CS1_M2/I2C1_SCL_M1/UART0_RX_M1/GPIO0_B0_z	AC37	DDR_CH0_ZQ_B	C1
SDMMC_DET/GPIO0_A4_u	AC38	VSS_24	C2
TSADC_SHUT_ORG/TSADC_SHUT/GPIO0_A1_z	AC39	DDR_CH0_WCK0N_B	C3
EMMC_DATA_STROBE/I2C2_SDA_M2/UART5_CTSN_M1/GPIO2 _A2_d	AC40	DDR_CH0_WCK0P_B	C4
VSS 343	AC41	VSS_25	C6
DDR_CH0_LP4/4X_CKE1/LP5_CS1_A	AD1	VSS 26	C7
VSS 344	AD2	DDR_CH1_WCK0P_C	C8
VSS_345	AD3	VSS_27	C9
VSS_346	AD5	DDR_CH1_DQ11_C	C10
VSS_347	AD6	VSS_28	C11
VSS_348	AD8	VSS_29	C12
VSS_349 VSS_350	AD9 AD10	DDR_CH1_DQ12_C VSS_30	C13 C14
VSS_351	AD10	VSS 31	C14
VSS_352	AD11	DDR_CH1_DQ5_C	C16
VSS_353	AD13	DDR_CH1_DQ4_C	C17
VSS_354	AD14	VSS_32	C18
VDD_VDENC_7	AD15	VSS_33	C19
VSS_355	AD19	VSS_34	C20
VSS_356	AD20	DDR_CH1_CK_C	C21
VSS_357	AD22	VSS_35	C22
VSS_358 VSS_359	AD23 AD24	DDR_CH1_CK_D VSS_36	C23 C24
VSS 360	AD25	DDR_CH1_DQ1_D	C25
VDD_CPU_LIT_7	AD26	VSS 37	C26
VDD_CPU_LIT_8	AD27	DDR_CH1_DQ6_D	C27
CLK32K_IN/CLK32K_OUT0/GPIO0_B2_u	AD38	VSS_38	C28
PMIC_SLEEP2/GPIO0_A3_d	AD39	DDR_CH1_DQ7_D	C29
EMMC_RSTN/I2C2_SCL_M2/UART5_RTSN_M1/GPIO2_A3_d	AD40	VSS_39	C30
EMMC_D6/FSPI_CS0N_M0/GPIO2_D6_u EMMC_D5/I2C1_SDA_M3/UART5_TX_M2/GPIO2_D5_u	AD41 AD42	DDR_CH1_DQ14_D DDR_CH1_DM1_D	C32 C33
DDR_CH0_DM0_A	AE1	DDR_CH1_DQ13_D	C34
DDR_CH0_DQ6_A	AE2	VSS_40	C35
DDR_CH0_DQ5_A	AE5	DDR_CH1_DQS1N_D	C36
VSS_361	AE6	VSS_41	C37
VSS_362	AE7	VSS_42	C39
VSS_363	AE8	AVSS_1	C41
VSS_364	AE9	PCIE20_2_RXN/SATA30_2_RXN/USB30_SSRXN	C42
VSS_365 VSS_366	AE10	DDR_CH0_A3_B	D2 D3
VSS_366 VSS_367	AE11 AE12	VSS_43 VSS_44	D3
VSS 368	AE12	VSS 45	D7
VSS_369	AE14	DDR_CH1_WCK0N_C	D8
VSS_370	AE15	DDR_CH1_DQ8_C	D10
VSS_371	AE16	VSS_46	D11
VSS_372	AE19	DDR_CH1_DM1_C	D13
VSS_373	AE20	VSS_47	D14
VSS_374	AE22	VSS_48	D15
VSS_375 VSS_376	AE23 AE24	DDR_CH1_DQ7_C DDR_CH1_DQ6_C	D16 D17
VSS_376 VSS_377	AE24 AE25	VSS 49	D17
VSS 378	AE26	VSS 50	D18
VDD_CPU_LIT_9	AE27	DDR_CH1_CKB_C	D21
VSS_379	AE38	VSS_51	D22
VSS_380	AE39	DDR_CH1_CKB_D	D23
VSS_381	AE40	DDR_CH1_DQ4_D	D25
EMMC_D7/FSPI_CS1N_M0/GPIO2_D7_u	AE41	VSS_52	D26

Pin Name	Pin	Pin Name	Pin
EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u	AE42	DDR_CH1_DM0_D	D27
DDR_CH0_A2_A	AF1	DDR_CH1_DQ9_D	D29
VSS_382	AF2	VSS_53	D30
DDR_CH0_DQ7_A	AF3	VSS_54	D31
DDR_CH0_DQ14_A	AF4	VSS_55	D32
DDR_CH0_DQ15_A	AF5	DDR_CH1_DQ8_D	D34
VSS_383	AF6	DDR_CH1_DQS1P_D	D36
VSS_384	AF7	VOP_POST_EMPTY/I2C4_SDA_M3/UART6_RTSN_M1/PW	D38
		M0_M2/SPI4_CLK_M2/GPIO1_A2_d	
VSS_385	AF8	SPI2_CLK_M0/GPIO1_A6_d	D39
VSS_386	AF9	UART7_TX_M2/SPI0_CS1_M2/GPI01_B5_u	D40
VSS_387	AF10	PCIE20_2_TXN/SATA30_2_TXN/USB30_SSTXN	D41
VDD_LOGIC_5	AF12	PCIE20_2_RXP/SATA30_2_RXP/USB30_SSRXP	D42
VDD_LOGIC_6	AF13	DDR_CH0_A4_B	E1
VSS_388	AF16	VSS_56	E2
VSS_389	AF17	DDR_CH0_WCK1P_B	E3
VSS_390	AF19	DDR_CH0_WCK1N_B	E4
VSS_391	AF20	VSS_57	E5
VSS_392	AF21	VSS_58	E6
VSS_393	AF26	VSS_59	E8
VSS_394	AF27	VSS_60	E9
VSS_395	AF28	VSS_61	E10
VSS_396	AF29	VSS_62	E12
VSS_397	AF30	DDR_CH1_DQ13_C	E13
VSS_398	AF31	VSS_63	E16
VSS_399	AF32	DDR_CH1_DM0_C	E17
VSS_400	AF33	VSS_64	E18
VSS_401	AF34	VSS_65	E19
RESERVED	AF35	DDR_CH1_DQ1_C	E20
VCCIO5_1V8	AF36	VSS_66	E21
VSS_402	AF37	VSS_67	E23
VSS_403	AF38	VSS_68	E25
VSS_404	AF39	VSS_69	E27
VSS_405	AF40	DDR_CH1_DQ10_D	E29
VSS 406	AF41	VSS_70	E30
DDR_CH0_RESET_A	AG1	VSS_71	E31
DDR_CH0_A5_A	AG2	DDR_CH1_DQ11_D	E32
VSS_407	AG3	VSS_72	E33
VSS_408	AG4	VSS_73	E34
VSS_409	AG5	VSS_74	E37
VSS_410	AG6	VSS_75	E38
VSS_411	AG7	VSS_76	E39
VSS 412	AG8	AVSS 2	E40
VSS_413	AG15	PCIE20_2_TXP/SATA30_2_TXP/USB30_SSTXP	E41
VSS_414	AG16	DDR_CH0_LP4/4X_CKE1/LP5_CS1_B	F1
VSS_415	AG10	VSS_77	F2
VSS 416	AG17	VSS_78	F3
VSS_417	AG19	VSS_79	F4
VSS_418	AG19 AG20	VSS 80	F8
VSS 419	AG20 AG21	VSS_81	F9
VSS_419 VSS_420	AG21 AG22	VSS_82	F10
VSS_421	AG22	VSS_83	F13
VSS_422	AG23	VSS 84	F14
VSS 423	AG24 AG25	VSS_85	F15
VSS_424	AG28	VSS_86 VSS_87	F16
VSS_425	AG29		F19
VSS_426	AG31	DDR_CH1_DQ3_C	F20
VSS_427	AG32	VSS_88	F21
VSS_428	AG33	VSS_89	F23
VSS_429	AG34	VSS_90	F29
VSS_430	AG35	VSS_91	F31
PMIC_SLEEP4/GPIO0_C2_d	AG36	VSS_92	F33
LITCPU_AVS/SPI3_CLK_M2/GPI00_D3_u	AG37	VSS_93	F34
I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4	AG38	VSS_94	F35
MO/GPIOO_C5_u			1
I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_	AG39	VSS_95	F36
M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d			-
1/00 421	4646	MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L	F27
VSS_431	AG40	ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO	F37
Tact chart Mt/Jaco cha Ma/Jaco chart av va (and va		1_B7_u	-
I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2	AG41	VSS_96	F38
/GPIO0_D2_u			
PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d	AG42	VSS_97	F39
VSS_432	AH2	AVSS_3	F40
VSS_433	AH3	PCIE20_2_REFCLKP	F41
VSS_435	AH5	PCIE20_2_REFCLKN	F42
VSS_436	AH7	DDR_CH0_DM1_B	G2
VSS_437	AH8	VSS_98	G3
VSS_438	AH9	DDR_CH0_DQ10_B	G4
VSS_439	AH10	DDR_CH0_DQ8_B	G5
VDD_LOGIC_7	AH11	VSS_99	G6
VDD_LOGIC_8	AH12	VSS_100	G8
VDD_LOGIC_9	AH13	VSS_101	G9
VDD_LOGIC_10	AH14	VSS_102	G10
VDD_LOGIC_11	AH15	VSS_103	G12
VSS_440	AH16	VSS_104	G20
VSS_441	AH17	VSS_105	G21
VDD_GPU_1	AH18	VSS_106	G22

Pin Name				
VED. GRU 3	Pin Name			
VEX. March				
MOD LOGIC 12				
MOD_REPLIEFE APPZ				
VED_RIPLEMEN_2	VDD_LOGIC_13	AH24		G28
VSS 412				
VSS 443				
VSS_444				
MIST_MICE MIST_CORRESPONDED MIST_CORRESP				
MICS SLEEPS(GP)(DQ C.3.d.	_			
125.1 MCICK_MIJTAG_TCK_MIJZCL_SCL_MOJURAT_TX_MOP M-1/39				
CHEDWIX CLURKEQN MOD/PROD BS G41		AH38		G39
VSS 139		AH39		G40
ISSL SCILL TX. MIJTIAG. PIMS. M2JZCL SDA. MOUART Z. RX.		AH4		G41
MIST_TOWN MICE NUMBER ON ANY JUCK SECTION MIST NO. FEC. MISTOR O. D.				
UART_TX_MY_SPID_CSO_MO/HDML_TXO_CECK_MI/GPIOO_DIL_		АП40	DDR_CHU_A6_B	пт
USS; SSI MI/NPU_AVS/UARTO_RTSN/PWMS_MI/SPIO_CIK. Mi/SAIN_CP YOD/GPIOC Cs u AND CP YOD/GPI YOD/			DDD GUO I DAVAY GVEOVI DE GGO D	112
ISS. ISDIL_MI/NPU_AVS/URATIO_RTSN/PWMS_MI/SPIO_CLK MNO_SATA_CR_PODOS/GROUGO 0		AH41	DDR_CH0_LP4/4X_CKE0/LP5_CS0_B	H2
MOJSATA CP PODJ/GRIDO C6 u			1100 110	7
DRR. CHD. DQD. A		AH42	VSS_110	H3
DOR. CHO. DQ12 A				
NSS 445				
DOR. CHD. DQ11.A				
ASS 446				
ASS 447				
SSS 449				
VSS 450		AJ9	DDR_CH1_VDDQ_3	H16
VSS. 451 Al12 VSS 116 H22 VSS. 452 Al16 VSS 117 H24 VSS. 452 Al16 VSS 117 H25 VDD GPU MEM 1 Al18 VSD LOGIC 1 H27 VDD GPU 6 Al20 VCCIO 1198 H39 VDD GPU 6 Al20 VCCIO 1198 H31 VDD RPU MEM 3 Al25 RCS 687A30 0 AVDD LV85 H34 VSD RPU MEM 3 Al26 RCCIO 1198 H31 VSS 453 Al26 RCCIO 8ATA30 0 AVDD LV85 H38 VSS 454 Al27 ASPRIZ CSO MORGORO A7 U H38 VSS 455 Al28 PDMI SDID MI/PCIEZOK 1, PERSTN MZ/PWM3 IR M H38 VSS 456 Al29 AVSS 7 AND PMI SDID MI/PCIEZOK 1, PERSTN MZ/PWM3 IR M H38 VSS 457 Al30 PCIEZO 0 TXP/SATA30 0 TXP H41 VSS 458 Al31 PECIEZO 0 TXP/SATA30 0 TXP H41 VSS 450 Al28 PSPMI SDID MI/PCIEZOK 1, AND MARK H42 VSS 461 Al29 AVS 109 NS 118 <th< td=""><td></td><td></td><td></td><td></td></th<>				
WOD LOGIC 14				
WSS 452				
NDD GPU 5				
NDD GPU 6				
DDD PUM MEM 3 AU21	VDD_GPU_5		VSS_118	H29
NDD NPU MEM 3				
NSS 453				
VSS 454				
NSS ASS NASS POMES DID MESS POMES DID MESS NASS POMES DID MESS POMES DID MESS NASS POMES DID MESS POMES DID MESS POMES DID MESS POMES DID MESS POMES DID				
SSS 456	VSS_454	AJ27		H38
SS 457				
NDD LOGIC 15				
NDD LOGIC 16				
VCCIO 1V8				
SSS 458				
PMU_0V75_2	VSS_458		DDR_CH0_DQ9_B	
SS 459	PMU_0V75_1	AJ36	DDR_CH0_DQ11_B	
VSS 460				
VSS 461				
VSS 462				
DDR CHO_LP4/4X_CKEO/LP5 CSO_A				
DDR_CH0_DQ13_A				
DRC_CHO_DM1_A		AK2		J12
DDR CH0 DQ8 A				
VSS 464				
VSS 465				
NC AK9 VSS_129 J22 VCCIO2 AK10 VSS_130 J24 VCCIO2 1V8 AK11 VSS_131 J26 HDMI/eDP TX0_VDD IO_1V8 AK12 VDD_LOGIC_2 J27 VDD LOGIC 17 AK15 VSS_132 J29 VSS_466 AK16 VSS_133 J30 VDD GPU MEM 2 AK18 VSS_134 J31 VDD GPU 8 AK21 PCIE20_SATA30_USB30_2_AVDD_0V85 J36 VSS_467 AK22 AVSS_8 J38 VDD NPU_MEM_4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXN J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP AK30 DDR_CH0_DQS1P_B				
VCCIO2 AK10 VSS_130 J24 VCCIO2 1V8 AK11 VSS_131 J26 HDMI/eDP_TX0_VDD_IO_1V8 AK12 VDD_LOGIC_2 J27 VDD LOGIC 17 AK15 VSS_132 J29 VSS_466 AK16 VSS_133 J30 VDD GPU MEM_2 AK18 VSS_134 J31 VDD GPU_8 AK21 PCIE20_SATA30_USB30_2_AVDD_0V85 J36 VSS_467 AK22 AVSS_8 J38 VDD NPU_MEM_4 AK22 AVSS_8 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_MEM_4 AK25 AVSS_10 J40 VDD_NPU_1 AK26 AVSS_10 J40 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXN J41 VDD_NPU_3 AK29 DDR_CH0_DQSIP_B K1 VSS_469 AK30 DDR_CH0_DQSIP_B K1 VSS_469 AK30 DDR_CH0_DQSIP_B K1 VSS_470 AK40 VSS_136 K6 MIPI_C				
HDMI/eDP_TX0_VDD_IO_1V8	VCCIO2	AK10		J24
VDD_LOGIC_17 AK15 VSS_132 J29 VSS_466 AK16 VSS_133 J30 VDD_GPU_MEM_2 AK18 VSS_134 J31 VDD_GPU_8 AK21 PCIE20_SATA30_USB30_2_AVDD_0V85 J36 VSS_467 AK22 AVSS_8 J38 VDD_NPU_MEM_4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXN/SATA30_0_RXN J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0 AK30 DDR_CH0_DQS1N_B K2 VSS_470 AK40 VSS_135 K3 VSS_470 AK41 VSS_137 K7 MIPI_CSI0_D1P AK41 VSS_138 K10 VSS_471 AL3 VSS_139				
VSS_466 AK16 VSS_133 J30 VDD_GPU_MEM_2 AK18 VSS_134 J31 VDD_GPU_8 AK21 PCIE20_SATA30_USB30_2_AVDD_0V85 J36 VSS_467 AK22 AVSS_8 J38 VDD_NPU_MEM_4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXN J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_138 K10 VSS_471 AL2 VSS_139 K11 VSS_472 AL4				
VDD_GPU_MEM_2 AK18 VSS_134 J31 VDD_GPU_8 AK21 PCIE20_SATA30_USB30_2_AVDD_0V85 J36 VSS_467 AK22 AVSS_8 J38 VDD_NPU_MEM_4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K2 I2S1_LRCK_TX_M1/PWM0_M0/IZC2_SCL_M0/CAN0_TX_M0/SP AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/IZC2_SCL_M0/CAN0_TX_M0/SP AK39 VSS_135 K3 VSS_470 AK40 VSS_135 K3 VSS_470 AK41 VSS_136 K6 MIP1_CSI0_D1P AK41 VSS_137 K7 MIP1_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_472 AL				
VDD_GPU_8 AK21 PCIE20_SATA30_USB30_2_AVDD_0V85 J36 VSS_467 AK22 AVSS_8 J38 VDD_NPU_MEM_4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIP1_CSI0_D1P AK41 VSS_136 K6 MIP1_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_472 AL4 VSS_140 K12				
VSS_467 AK22 AVSS_8 J38 VDD_NPU_MEM_4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXN J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPI00_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_472 AL4 VSS_140 K11				
VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPI00_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1P AK41 VSS_138 K10 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12	VSS_467	AK22	AVSS_8	J38
VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP AK39 VSS_135 K3 I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_136 K6 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIP1_CSI0_D1P AK41 VSS_137 K7 MIP1_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPI00_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPI00_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP AK39 VSS_135 K3 I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPI00_B7_d AK40 VSS_136 K6 MSS_470 AK41 VSS_137 K7 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
IO_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12			-	
MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12	DDB CH0 V3 V			
VSS_472 AL4 VSS_140 K12				
	VSS_473	AL5		K14

Pin Name	Pin	Pin Name	Pin
HDMI/eDP_TX0_VDD_CMN_1V8 AVSS 24	AL14 AL15	VSS_142	K17
VSS 474	AL15	DDR_CH1_VDD_2 DDR_CH1_VDD_MIF_2	K18 K20
VDD_GPU_MEM_3	AL18	VSS 143	K22
VDD_GPU_9	AL21	VSS_144	K23
VSS_475	AL22	VSS_145	K25
VDD_NPU_4	AL28	VSS_146	K26
VDD_NPU_5	AL29	VDD_CPU_BIGO_MEM_1	K27
VDD_NPU_6 VDD_LOGIC_18	AL30 AL31	VDD_CPU_BIG0_MEM_2 VDD_CPU_BIG0_MEM_3	K28 K29
VCCIO6_1	AL31 AL33	VDD_CPU_BIG0_MEM_4	K29 K30
VSS 476	AL35	VSS 147	K31
I2S1_LRCK_RX_M1/PDM0_CLK1_M1/PWM2_M0/UART0_RX_M0			
/I2C4_SDA_M2/DP0_HPDIN_M1/GPIO0_C4_d	AL38	VSS_148	K32
I2S1_SD02_M1/PDM0_SDI2_M1/PWM3_IR_M0/I2C1_SCL_M2/CAN2_RX_M1/HDMI_TX0_SDA_M1/SPI3_CS0_M2/SATA_CPDET/GPI00_D4_u	AL39	VSS_149	K33
I2S1_SDI2_M1/PDM0_SDI0_M1/I2C6_SDA_M0/UART1_RTSN_ M2/PWM6_M0/SPI0_MISO_M0/GPI00_C7_d	AL40	AVSS_11	K34
MIPI CSIO DON	AL41	AVSS 12	K35
MIPI_CSIO_DOP	AL42	AVSS_13	K36
DDR_CH0_ZQ_A	AM1	AVSS_14	K37
DDR_CH0_A6_A	AM2	AVSS_15	K38
VSS_477	AM4	AVSS_16	K39
VSS_478 HDMI/eDP_TX0_VDD_0V75_1	AM5 AM13	AVSS_17 PCIE20 0 REFCLKN	K40 K41
AVSS_25	AM14	DDR_CH0_A5_B	L1
AVSS_25 AVSS_26	AM15	VSS_150	L2
VSS_479	AM16	VSS_151	L3
VSS_480	AM17	VSS_152	L5
VDD_GPU_10	AM21	VSS_153	L6
VDD_GPU_11	AM22	DDR_CH0_VDDQ_CK_2	L9
VSS_481	AM25	VSS_154	L10
VSS_482 VSS 483	AM25 AM27	VSS_155 VSS_156	L11 L12
VDD NPU 7	AM30	VSS_157	L12
VSS 484	AM31	DDR_CH1_PLL_AVDD1V8	L15
VSS_485	AM32	DDR_CH1_VDD_3	L18
VCCIO6_2	AM33	DDR_CH1_VDD_MIF_3	L20
MIPI_CSI0_AVCC1V8	AM35	VSS_158	L22
MIPI_CSI0_AVCC0V75	AM37	VSS_159	L23
PMIC_SLEEP3/GPIO0_C1_d I2S1 SD03 M1/CPU BIG1 AVS/I2C1 SDA M2/CAN2 TX M1/	AM38	VSS_160	L24
HDMI_TX0_SCL_M1/SPI3_CS1_M2/SATA_MP_SWITCH/GPI00_ D5_u	AM39	VSS_161	L32
I2S1_SCLK_RX_M1/PDM0_CLK0_M1/PWM1_M0/I2C2_SDA_M0 /CAN0_RX_M0/SPI0_MOSI_M0/GPI00_C0_d	AM40	VSS_162	L33
VSS_486	AM41	AVSS_18	L34
DDR_CH0_DQS0P_A	AN1	AVSS_19	L35
DDR_CH0_DQS0N_A	AN2	VSS_163	L36
VSS_487	AN3	MIPI_CAMERA3_CLK_M0/I2C8_SCL_M2/UART1_RTSN_M 1/PWM14_M2/GPI01_D6_u	L37
DDR_CH0_DQ10_A	AN4	MIPI_CAMERA1_CLK_M0/SPDIF0_TX_M0/I2C5_SCL_M3/ UART1_TX_M1/GPIO1_B6_u I2C4_SCL_M3/UART6_CTSN_M1/PWM1_M2/SPI4_CS0_	L38
DDR_CH0_DQ9_A	AN5	M2/GPIO1_A3_d PCIE20X1_1_WAKEN_M2/I2C2_SCL_M4/UART6_TX_M1/	L39
VSS_488	AN6	SPI4_MOSI_M2/GPIO1_A1_d	L40
VSS_489	AN7	AVSS_20	L41
OTP_VDDOTP_0V75	AN8	PCIE20_0_REFCLKP	L42
HDMI/eDP_TX0_AVDD_0V75	AN10	DDR_CH0_LP4/4X_CS1_B	M1
AVSS_27 HDMI/eDP_TX0_VDD_0V75_2	AN11 AN12	VSS_164	M2 M5
AVSS_28	AN12 AN13	VSS_165 DDR_CH0_VDDQ_CKE_1	M6
AVSS_28 AVSS_29	AN13	DDR_CH0_VDDQ_CKE_1 DDR_CH0_VDDQ_CKE_2	M7
AVSS_30	AN15	VSS_166	M8
VSS_490	AN17	VSS_167	M9
AVSS_31	AN18	VSS_168	M10
VDD_GPU_12	AN21	VSS_169	M12
VDD_GPU_13	AN22	VSS_170	M14
VSS_491 VSS_492	AN23 AN25	DDR_CH1_PLL_DVDD VSS_171	M16 M17
VDD_NPU_8	AN30	VSS_171 VSS_172	M17
VSS_493	AN31	VSS_173	M21
VSS_494	AN32	VSS_174	M22
VSS_495	AN33	VSS_175	M23
VSS_496	AN34	VDD_CPU_BIGO_1	M24
VSS_497	AN35	VDD_CPU_BIGO_2	M25
VSS_498	AN37	VDD_CPU_BIGO_3	M28
VSS_499	AN38 AN39	VDD_CPU_BIGO_4	M29
VSS_500 VSS_501	AN39 AN40	VDD_CPU_BIG0_5 AVSS_21	M30 M33
MIPI_CSIO_CLKON	AN41	AVSS_22	M34
MIPI_CSIO_CLKOP	AN42	VSS_176	M35
VSS_502	AP2	VSS_177	M36
VSS_503	AP5	PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S	M37
v33_J03	APJ	PIO_CLK_M2/GPIO1_B3_d	ויוט/

Din Name	Di-	Din Name	D:-
Pin Name	Pin	Pin Name PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPI01_	Pin
VSS_504	AP6	B2_d	M38
AVSS_32	AP7	PDM1_CLK0_M1/UART7_RX_M2/SPI0_CS0_M2/GPIO1_B	M39
AVSS_33	AP8	4_u HDMI TX0 HPD M0/SPI2 MOSI M0/GPIO1 A5 d	M40
		I2SO_LRCK_RX/PDM0_CLK0_M0/I2C4_SDA_M4/PWM15_	
AVSS_34	AP9	IR_M2/GPIO1_C6_d	M41
AVSS_35	AP10	I2S0_SCLK_TX/I2C6_SCL_M1/UART3_CTSN/PWM7_IR_	M42
AVSS_36	AP11	M2/SPI4_CS0_M0/GPI01_C3_d DDR_CH0_DQ2_B	N1
AVSS 37	AP16	DDR_CH0_DQ2_B DDR_CH0_DQ13_B	N2
TYPECO_DPO_VDDA_0V85_1	AP18	VSS_178	N3
AVSS_38	AP22	DDR_CH0_DQ12_B	N5
SARADC_AVDD_1V8	AP25	DDR_CH0_DQ15_B	N6
VSS_505 VSS_506	AP25 AP27	VSS_179 VSS_180	N7 N9
VDD NPU 9	AP27 AP30	VSS 181	N11
AVSS_39	AP31	VSS_182	N12
AVSS_40	AP32	DDR_CH1_PLL_AVSS	N15
VSS_507	AP33	VSS_183	N16
VSS_508	AP34	VSS_184	N17
VSS_509 VSS_510	AP35 AP37	VSS_185 VSS_186	N18 N21
VSS 511	AP38	VSS_187	N22
VSS_512	AP39	VDD_CPU_BIG0_6	N24
VSS_513	AP40	VDD_CPU_BIG0_7	N25
MIPI_CSI0_D3N	AP41	AVSS_23	N33
MIPI_CSI0_D3P SDMMC_CLK/PDM1_CLK0_M0/TEST_CLKOUT_M0/MCU_JTAG_T	AP42	VSS_188	N34
MS_MO/CANO_RX_M1/UART5_TX_MO/GPIO4_D5_d SDMMC_D1/PDM1_SDI2_MO/JTAG_TMS_M1/12C3_SDA_M4/UA	AR1	OSC_1V8_1	N35
RT2_RX_M1/PWM9_M1/GPIO4_D1_u	AR2	OSC_1V8_2	N36
VSS_514	AR3	PMUIO1_1V8_1	N37
VSS_515	AR4	VSS_189	N38
DDR_CH0_WCK0N_A	AR5	VSS_190	N39
DDR_CH0_WCK0P_A	AR6	VSS_191	N40
AVSS_41	AR9	I2C3_SCL_M0/UART3_TX_M0/SPI4_MOSI_M0/GPI01_C 1_z	N41
AVSS_42	AR16	I2S0_SDI0/GPI01_D4_d	N42
AVSS_43 TYPEC0_DP0_VDDA_0V85_2	AR18 AR19	DDR_CH0_RESET_B VSS_192	P1 P2
AVSS_44	AR20	DDR_CH0_DQ5_B	P3
AVSS_45	AR21	DDR_CH0_DQ4_B	P4
AVSS_46	AR22	DDR_CH0_DQ7_B	P5
TYPECO_DPO_VDDH_1V8	AR23	VSS_193	P6
AVSS_47 MIPI_D/C_PHY1_VDD	AR25 AR27	VSS_194 VSS_195	P7 P8
MIPI D/C PHY1 VDD 1V8 1	AR30	VSS_196	P9
MIPI D/C PHYO VDD	AR33	DDR_CH0_VDDQ_1	P10
MIPI_D/C_PHY1_VDD_1V2_1	AR34	VSS_197	P12
MIPI_D/C_PHY0_VDD_1V2_2	AR35	VDD_VDENC_1	P15
GMAC1_PPSTRIG/I2C3_SDA_M1/UART7_TX_M1/SPI1_MISO_M 1/GPIO3_C0_d	AR36	VSS_198	P16
GMAC1_TXD3/SDIO_D1_M1/I2S3_SCLK/AUDDSM_LN/FSPI_D2 _M2/I2C6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPIO3_A1 _u	AR37	VSS_199	P17
GMAC1_TXD2/SDIO_D0_M1/I2S3_MCLK/FSPI_D0_M2/I2C6_S DA_M4/PWM10_M0/SPI4_MISO_M1/GPIO3_A0_u	AR38	VSS_200	P18
GMAC1_RXD1/I2S2_SCLK_RX_M1/MIPI_CAMERA3_CLK_M1/P WM9_M0/GPIO3_B0_u	AR39	VSS_201	P19
VSS_516	AR40	VDD_CPU_BIG0_8	P23
VSS_517	AR41	VSS_202	P25
SDMMC_D3/PDM1_SDI0_M0/JTAG_TMS_M0/I2C8_SDA_M0/UA RT5_RTSN_M0/PWM10_M1/GPIO4_D3_u	AT1	VSS_203	P26
VSS 518	AT2	VSS 204	P27
DDR CHO WCK1N A	AT3	VSS 205	P28
DDR_CH0_WCK1P_A	AT4	VSS_206	P29
VSS_519	AT5	VSS_207	P30
VSS_520	AT6	VSS_208	P31
AVSS_48 AVSS_49	AT7 AT8	VSS_209 VSS_210	P32 P33
USB20_AVDD_3V3	AT10	VSS_211	P34
USB20_DVDD_0V75_1	AT11	PDM0_SDI0_M0/SPI1_CS1_M2/GPIO1_D5_d	P38
USB20_DVDD_0V75_2	AT12	I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPIO1_C5_ d	P39
USB20_AVDD_1V8_1	AT13	I2SO_SDO3/I2SO_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/ UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPIO1_D2_d	P40
USB20_AVDD_1V8_2	AT14	I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_C7_d	P41
CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_ RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_ M1/CAN1_RX_M1/GPI04_B2_u	AT15	DDR_CH0_A2_B	R1
AVSS_50	AT16	DDR_CH0_A1_B	R2
TYPEC0_DP0_VDD_0V85	AT18	VSS_212	R3
AVSS_51	AT19	VSS_213	R4
AVSS_52	AT20	VSS_214	R8
AVSS_53 AVSS_54	AT21 AT22	DDR_CH0_VDDQ_2 VDD_VDENC_2	R10 R15
AVSS_55	AT23	VSS_215	R16

Pin Name	Pin	Pin Name	Pin
MIPI_D/C_PHY1_VREG	AT27	VSS_216	R20
AVSS_56	AT29	VSS_217	R21
MIPI_D/C_PHY0_VDD_1V8_2	AT30	VDD_CPU_BIG0_9	R23
MIPI_D/C_PHY0_VREG	AT33	VDD_CPU_BIG0_10	R24
VSS_521	AT36	VSS_218	R25
GMAC1_RXD0/MIPI_CAMERA2_CLK_M1/PWM8_M0/GPIO3_A7_ u	AT37	VDD_CPU_BIG1_1	R26
GMAC1 RXD2/SDIO D2 M1/I2S3 LRCK/AUDDSM LP/FSPI D2			
M2/UART8_TX_M1/SPI4_CLK_M1/GPIO3_A2_u	AT38	VDD_CPU_BIG1_2	R27
GMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8			
_RTSN_M1/SPI4_CS1_M1/GPIO3_A4_d	AT39	VDD_CPU_BIG1_3	R28
GMAC1_RXD3/SDIO_D3_M1/I2S3_SDO/AUDDSM_RN/FSPI_D3	AT40	VDD_CPU_BIG1_4	R29
_M2/UART8_RX_M1/SPI4_CS0_M1/GPIO3_A3_u			KZ9
MIPI_CSI0_D2P	AT41	VDD_CPU_BIG1_5	R30
MIPI_CSI0_D2N	AT42	VDD_CPU_BIG1_6	R31
SDMMC_CMD/PDM1_CLK1_M0/MCU_JTAG_TCK_M0/CAN0_TX_	AU1	VDD_CPU_BIG1_7	R32
M1/UART5_RX_M0/PWM7_IR_M1/GPIO4_D4_u VSS 522	AU2	VDD CPU BIG1 8	R33
VSS_522 VSS_523	AU3	VSS 219	R35
VSS_524	AU4	PMUIO1_1V8_2	R36
_		I2C3_SDA_M0/UART3_RX_M0/SPI4_MISO_M0/GPIO1_C	
USB20_HOST1_REXT	AU6	0 z	R38
TVDECO HODOS OTOS DEVT		I2S0_SDI1/PDM0_SDI3_M0/I2C1_SDA_M4/UART4_RX_	220
TYPEC0_USB20_OTG0_REXT	AU7	M0/PWM1_M1/SPI1_CS0_M2/GPIO1_D3_d	R39
AVSS_57	AU8	VSS_220	T2
CIF_D5/BT1120_D5/I2S1_SDI0_M0/I2C3_SDA_M2/UART3_TX	AU15	VSS 221	Т3
_M2/SPI2_MOSI_M1/GPIO4_A5_d			
AVSS_58	AU16	VSS_222	T4
AVSS_59	AU18	DDR_CH0_VDDQ_3	T10
AVSS_60	AU19	DDR_CH0_VDD_1	T12
AVSS_61 MIPI_CAMERAO_CLK_M0/SPDIF1_TX_M1/I2S1_SD00_M0/SAT	AU21	DDR_CH0_VDD_2	T13
A2_ACT_LED_M0/I2C6_SCL_M3/UART8_RX_M0/SPI0_CS1_M1	AU22	VDD_VDENC_3	T15
/GPIO4 B1 u	AUZZ	VDD_VDENC_5	113
BT1120_D11/UART9_RX_M1/PWM12_M1/SPI3_MISO_M1/GPIO			
4_B5_d	AU23	VSS_224	T16
AVSS_62	AU24	VSS_225	T17
AVSS 63	AU25	VSS 226	T18
AVSS_64	AU27	VSS_227	T20
AVSS_65	AU28	VSS_228	T21
AVSS_66	AU29	VSS_229	T24
CIF_D11/PCIE20X1_2_CLKREQN_M0/HDMI_TX0_SCL_M2/I2C5	AU30	VSS_230	T25
_SCL_M0/SPI3_MOSI_M3/GPIO3_C7_u			
AVSS_67	AU31	VDD_CPU_BIG1_9	T26
CIF_D8/FSPI_CS0N_M2/CAN2_RX_M0/UART5_TX_M1/SPI3_CS 0_M3/GPIO3_C4_u	AU34	VSS_231	T35
VSS 525	AU35	VSS 232	T36
VSS 526	AU38	VSS 233	T37
VSS_527	AU39	VSS_234	T38
VSS_528	AU40	VSS_235	T39
MIPI_CSI0_CLK1P	AU41	VSS_236	T40
MIPI_CSI0_CLK1N	AU42	XIN 24M	T41
SDMMC_D2/PDM1_SDI1_M0/JTAG_TCK_M0/I2C8_SCL_M0/UA	A \ / 1	VOLT 24M	T42
RT5_CTSN_M0/GPIO4_D2_u	AV1	XOUT_24M	T42
SDMMC_D0/PDM1_SDI3_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA	AV2	VSS_223	T7
RT2_TX_M1/PWM8_M1/GPIO4_D0_u			
DDR_CH0_DQS1N_A	AV3	DDR_CH0_A0_A	U1
DDR_CH0_DQS1P_A	AV4	DDR_CH0_A0_B	U2
VSS_529	AV5	DDR_CH0_DQ0_B	U3
USB20_HOST0_DM	AV6	DDR_CH0_DQ6_B	U4
USB20_HOST1_DP AVSS 68	AV7 AV8	DDR_CH0_DQ3_B VSS_237	U5 U6
AVSS_68 AVSS 69	AV8 AV9	VSS_238	U7
TYPECO_USB20_VBUSDET	AV9 AV10	VSS_238 VSS_239	U8
SARADC_IN2	AV10 AV11	DDR CH0 VDD 3	U12
AVSS_70	AV11	DDR CH0 VDD 4	U13
SARADC_IN3	AV13	VDD_VDENC_4	U15
AVSS_71	AV14	VSS_240	U16
AVSS_72	AV15	VSS_241	U17
AVSS_73	AV16	VSS_242	U18
CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX	AV18	VSS_243	U20
_M2/SPI2_CLK_M1/GPIO4_A6_d	,,,,,,,	.55_215	020
CIF_D0/BT1120_D0/I2S1_MCLK_M0/PCIE20X1_1_CLKREQN_M	AV19	VSS_244	U21
1/UART9_RTSN_M1/SPI0_MISO_M1/GPIO4_A0_d			
AVSS_74 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I	AV21	VSS_245	U22
BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDM1_TX0_SCL_M0/1 2C5_SDA_M1/SPI3_CLK_M1/GPIO4_B7_u	AV22	VSS_246	U23
CIF VSYNC/BT1120 D9/I2S1 SD02 M0/PCIE20X1 2 BUTTON			
_RSTN/I2C7_SDA_M3/UART8_CTSN_M0/PWM15_IR_M1/CAN1	AV23	VSS_247	U24
_TX_M1/GPIO4_B3_u		· ·	
AVSS_75	AV25	VSS_248	U25
CIF_D2/BT1120_D2/I2S1_LRCK_TX_M0/PCIE20X1_1_PERSTN			
_M1/SPI0_CLK_M1/GPIO4_A2_d	AV26	VDD_CPU_BIG1_10	U26
CIF_CLKOUT/BT1120_D10/I2S1_SD03_M0/DP0_HPDIN_M0/SP	AV27	I2S0_SCLK_RX/PDM0_CLK1_M0/I2C2_SDA_M3/PWM11_	U35
DIF0_TX_M1/UART9_TX_M1/PWM11_IR_M1/GPIO4_B4_u	,,,v∠,	IR_M2/SPI4_CS1_M0/GPIO1_C4_d	555
AVSS_76	AV29	I2SO_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/	U36
· · · · · · · · · · · · · · · · · · ·		SPI4_CLK_M0/GPIO1_C2_d	
CIF_D10/SPI3_MISO_M3/GPIO3_C6_u	AV30	I2S0_SD01/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_ M2/GPI01_D0_d	U37
	I	112/ 01 101_D0_u	l .

KR99009 Datasneet			V 1.0
Pin Name	Pin	Pin Name	Pin
HDMI_TX0_HPD_M1/MCU_JTAG_TCK_M1/UART9_RX_M2/SPI0	AV31	I2S0_SDO2/I2S0_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/	U38
_CSO_M3/GPIO3_D4_d		UART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d	
AVSS_77 AVSS 78	AV32 AV33	VSS_249 VSS_250	U39 U40
CIF_D9/FSPI_CS1N_M2/CAN2_TX_M0/UART5_RX_M1/SPI3_CS			
1_M3/GPIO3_C5_u	AV34	VSS_251	U41
GMAC1_TXD1/I2S2_MCLK_M1/UART2_CTSN/GPIO3_B4_u	AV35	DDR_CH0_CKB_B	V1
VSS_530	AV36	DDR_CH0_CK_B	V2
ETH1_REFCLKO_25M/MIPI_CAMERA1_CLK_M1/I2C4_SCL_M0/	AV37	VSS_252	V3
GPIO3_A6_d	AV37	V33_232	٧٥
GMAC1_RXCLK/SDIO_CLK_M1/MIPI_CAMERAO_CLK_M1/FSPI_	AV38	DDR CHO DMO B	V5
CLK_M2/I2C4_SDA_M0/UART8_CTSN_M1/GPIO3_A5_d	71100	551(_6116_5116_5	
GMAC1_RXDV_CRS/I2S2_LRCK_RX_M1/MIPI_CAMERA4_CLK_ M1/UART2_TX_M2/PWM2_M1/GPIO3_B1_d	AV39	VSS_253	V6
GMAC1_MDC/MIPI_TE0/I2C8_SCL_M4/UART7_RTSN_M1/PWM			
14_M0/SPI1_CS0_M1/GPIO3_C2_d	AV40	VSS_254	V7
VSS 531	AV41	VSS 255	V8
VSS_532	AW3	DDR_CH0_VDDQ_4	V10
VSS_533	AW4	DDR_CH0_VDD_MIF_1	V12
USB20_HOST0_REXT	AW5	DDR_CH0_VDD_MIF_2	V13
USB20_HOST0_DP	AW6	DDR_CH0_VDD_MIF_3	V14
USB20_HOST1_DM	AW7	VSS_256	V16
AVSS_79	AW8	VSS_257	V17
AVSS_80	AW9	VSS_258	V19
TYPECO_USB2O_OTG_ID TYPECO_DPO_REXT	AW10	VSS_259 VSS_260	V23
AVSS 81	AW11 AW12	VSS_260 VSS_261	V24 V25
SARADC_IN5	AW12 AW13	VDD_CPU_BIG1_MEM_1	V25
AVSS_82	AW13	VDD CPU BIG1 MEM 2	V20
SARADC_INO_BOOT	AW15	VDD_CPU_BIG1_MEM_3	V28
AVSS_83	AW16	VDD_CPU_BIG1_MEM_4	V29
AVSS_84	AW17	VSS_262	V30
CIF_D1/BT1120_D1/I2S1_SCLK_TX_M0/PCIE20X1_1_WAKEN_	AW18	VSS_263	V31
M1/UART9_CTSN_M1/SPI0_MOSI_M1/GPIO4_A1_d	AWIO	V35_203	V31
CIF_D4/BT1120_D4/I2S1_LRCK_RX_M0/I2C3_SCL_M2/UART0	AW19	VSS_264	V32
_RX_M2/SPI2_MISO_M1/GPIO4_A4_d			
AVSS_85	AW21	VSS_265	V33
BT1120_D12/SATA0_ACT_LED_M0/I2C5_SCL_M1/PWM13_M1/ SPI3_MOSI_M1/GPIO4_B6_d	AW22	VSS_266	V34
BT1120_D14/PCIE20X1_2_WAKEN_M1/HDMI_TX0_SDA_M0/I2			
C8_SCL_M3/SPI3_CS0_M1/GPIO4_C0_u	AW23	PMUIO2_1	V35
AVSS 86	AW25	PMUIO2 2	V36
CIF_D7/BT1120_D7/I2S1_SDI2_M0/I2C5_SDA_M2/SPI2_CS0_			
M1/GPIO4_A7_d	AW26	PMUIO2_1V8_1	V37
CIF_CLKIN/BT1120_CLKOUT/I2S1_SDI3_M0/I2C6_SDA_M3/U	AW27	VSS_267	V38
ART8_TX_M0/SPI2_CS1_M1/GPIO4_B0_d		_	
AVSS_87	AW28	VSS_268	V39
AVSS_88	AW29	VSS_269	V40
MCU_JTAG_TMS_M1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1 _M3/GPIO3_D5_d	AW30	TVSS	V41
CIF D12/PCIE20X1 2 WAKEN M0/HDMI TX0 SDA M2/I2C5			
SDA_M0/UART4_RX_M1/PWM8_M2/SPI3_CLK_M3/GPI03_D0_	AW31	NPOR	V42
u	751		• •-
AVSS_89	AW32	VSS_270	W2
AVSS_90	AW33	VSS_271	W5
GMAC1_TXER/I2S2_SDI_M1/UART2_RX_M2/PWM3_IR_M1/GPI	AW34	VSS_272	W7
O3_B2_d			
GMAC1_TXD0/I2S2_SD0_M1/UART2_RTSN/GPIO3_B3_u	AW35	VSS_273	W8
AVSS_91	AW36	VSS_274	W9
GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3	AW37	DDR_CH0_VDDQ_5	W10
_RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d			
GMAC1_PPSCLK/UART/_RX_MI/SPI1_CLK_MI/GPI03_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW	AW38	VDD_VDENC_5	W16
M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d	AW39	VDD_VDENC_MEM_1	W17
AVSS_92	AW40	VSS_275	W18
MIPI_DPHY0_RX_D3P/NO_USE	AW41	VSS_276	W19
MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C	AW42	VSS_277	W22
HDMI_TX0_SBDN/EDP_TX0_AUXN	AY1	VSS_278	W23
AVSS_93	AY2	VSS_279	W24
HDMI/eDP_TX0_REXT	AY3	VSS_280	W26
AVSS_94	AY4	VDD_LOGIC_3	W33
AVSS_95	AY5	REFCLK_OUT/GPIO0_A0_d	W38
AVSS_96	AY7	SPI2_MOSI_M2/I2C0_SDA_M0/GPI00_A6_z	W39
AVSS_97	AY8	SPI2_CS0_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/ GPI00_B1_z	W40
TYPECO_USB2O_OTG_DM	AY10	PMIC_SLEEP1/GPIO0_A2_d	W41
TYPECO_USB2O_OTG_DP	AY11	PMIC_INT_L/GPIO0_A2_u	W41 W42
AVSS_99	AY12	DDR_CH0_A4_A	Y1
SARADC_IN1	AY13	DDR_CH0_LP4/4X_CS0_A	Y2
AVSS_100	AY14	VSS_281	Y3
SARADC_IN4	AY15	VSS_282	Y4
AVSS_101	AY16	VSS_283	Y5
AVSS_102	AY17	VSS_284	Y6
AVSS_103	AY18	DDR_CH0_VDDQ_6	Y10
CIF_D3/BT1120_D3/I2S1_SCLK_RX_M0/UART0_TX_M2/GPIO4	AY19	VSS_285	Y11
_A3_d		_	Y14
AVSS_104 AVSS 105	AY21 AY22	DDR_CH0_PLL_AVDD1V8 VDD_VDENC_MEM_2	Y14 Y17
AVSS_105 AVSS_106	AY23	VSS_286	Y17
	11123		

Pin Name	Pin	Pin Name	Pin
AVSS_107	AY25	VSS_287	Y19
BT1120_D15/SPDIF1_TX_M2/PCIE20X1_2_PERSTN_M1/HDMI_ TX0_CEC_M0/I2C8_SDA_M3/PWM6_M1/SPI3_CS1_M1/GPIO4_ C1_d	AY26	VSS_288	Y22
CIF_D13/PCIE20X1_2_PERSTN_M0/UART4_TX_M1/PWM9_M2/ SPI0_MISO_M3/GPIO3_D1_d	AY27	VSS_289	Y23
AVSS_108	AY28	VSS_290	Y24
AVSS_109	AY29	PLL_DVDD0V75	Y26
CIF_D14/I2C7_SCL_M2/UART9_RTSN_M2/SPI0_MOSI_M3/GPI O3_D2_d	AY30	VSS_291	Y28
CIF_D15/I2C7_SDA_M2/UART9_CTSN_M2/PWM10_M2/SPI0_C LK_M3/GPIO3_D3_d	AY31	VSS_292	Y29
AVSS_110	AY32	VSS_293	Y30
AVSS_111	AY33	VSS_294	Y31
GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPI03_B 7_d	AY34	VSS_295	Y32
GMAC1_TXEN/I2S2_SCLK_TX_M1/CAN1_RX_M0/UART3_TX_M 1/PWM12_M0/GPIO3_B5_u	AY35	VDD_LOGIC_4	Y33
AVSS_112	AY36	PMUIO2_1V8_2	Y37
AVSS_113	AY37	SPI2_MISO_M2/I2C0_SCL_M0/GPIO0_B3_z	Y38
AVSS_114	AY39	SPI2_CLK_M2/SDMMC_PWREN/PMU_DEBUG/GPI00_A5_ d	Y39
MIPI_DPHY0_RX_D1N/MIPI_CPHY0_RX_TRIO0_C	AY40	EMMC_D1/FSPI_D1_M0/GPIO2_D1_u	Y40
AVSS_115	AY41	EMMC_D0/FSPI_D0_M0/GPIO2_D0_u	Y41
MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO2_B	AY42		

Chapter 3 Electrical Specification

3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum or minimum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Table 3-1 Absolute ratings

Parameters	Related Power Group	Min	Max	Unit
Supply voltage for CPU	VDD_CPU_BIG0 VDD_CPU_BIG1 VDD_CPU_LIT	-0.3	1.1	V
Supply voltage for CPU memory	VDD_CPU_BIG0_MEM VDD_CPU_BIG1_MEM VDD_CPU_LIT_MEM	-0.3	1.1	V
Supply voltage for GPU	VDD_GPU	-0.3	1.1	V
Supply voltage for GPU memory	VDD_GPU_MEM	-0.3	1.1	V
Supply voltage for NPU	VDD_NPU	-0.3	1.1	V
Supply voltage for NPU memory	VDD_NPU_MEM	-0.3	1.1	V
Supply voltage for VCODEC	VDD_VDENC	-0.3	0.95	V
Supply voltage for VCODEC memory	VDD_VDENC_MEM	-0.3	0.95	V
Supply voltage for core logic	VDD_LOGIC	-0.3	0.95	V
0.75V supply voltage	PMU_0V75 PLL_DVDD0V75 USB20_DVDD_0V75 HDMI/eDP_TX0_VDD_0V75 HDMI/eDP_TX0_AVDD_0V75 MIPI_CSI0_AVCC0V75 OTP_VDDOTP_0V75	-0.3	0.95	V
0.85V supply voltage	DDR_CH0_VDD DDR_CH0_VDD_MIF DDR_CH0_PLL_DVDD DDR_CH1_VDD DDR_CH1_VDD_MIF DDR_CH1_PLL_DVDD TYPEC0_DP0_VDD_0V85 TYPEC0_DP0_VDDA_0V85 MIPI_D/C_PHY0_VDD MIPI_D/C_PHY1_VDD PCIE20_SATA30_USB30_2_AVDD_0V85	-0.3	1.00	V
1.2V supply voltage	MIPI_D/C_PHY_VDD_1V2	-0.3	1.35	V
1.8V supply voltage	DDR_CH0_PLL_AVDD1V8 DDR_CH1_PLL_AVDD1V8 PLL_AVDD1V8 USB20_AVDD_1V8 TYPEC0_DP0_VDDH_1V8 HDMI/eDP_TX0_VDD_CMN_1V8 HDMI/eDP_TX0_VDD_IO_1V8 MIPI_CSI0_AVCC1V8 MIPI_D/C_PHY_VDD_1V8 PCIE20_SATA30_0_AVDD_1V8 PCIE20_SATA30_USB30_2_AVDD_1V8 SARADC_AVDD_1V8 OSC_1V8	-0.5	1.98	V
3.3V supply voltage	USB20_AVDD_3V3	-0.5	3.63	V
1.8V only GPIO supply voltage	PMUIO1_1V8 EMMCIO_1V8 VCCIO1_1V8	-0.5	1.98	V
1.8V/3.3V GPIO supply voltage	PMUIO2_1V8 VCCIO2_1V8 VCCIO4_1V8 VCCIO5_1V8 VCCIO6_1V8	-0.5	3.63	V
Supply voltage for DDR IO (LPDDR4/4X 0.6V; LPDDR5 0.5V)	DDR_CH0_VDDQ DDR_CH0_VDDQ_CK DDR_CH1_VDDQ	-0.3	0.7	V

Parameters	Related Power Group	Min	Max	Unit
	DDR_CH1_VDDQ_CK			
Supply voltage for DDR IO (LPDDR4/4X 1.1V; LPDDR5 1.05V)	DDR_CH0_VDDQ_CKE DDR_CH1_VDDQ_CKE	-0.3	1.25	V
Storage Temperature	Tstg	-40	125	°C
Max Conjunction Temperature	Tj	NA	125	°C

3.2 Recommended Operating ConditionFollowing table describes the recommended operating condition.

Table 3-2 Recommended operating condition

Parameters	Symbol	Min	Tvn	Max	Unit
	•		Тур		
Voltage for CPU BigCore 0	VDD_CPU_BIG0	0.55	0.75	1.05	V
Voltage for CPU BigCore 0 Memory	VDD_CPU_BIG0_MEM	0.675	0.75	1.05	V
Voltage for CPU BigCore 1	VDD_CPU_BIG1	0.55	0.75	1.05	V
Voltage for CPU BigCore 1 Memory	VDD_CPU_BIG1_MEM	0.675	0.75	1.05	V
Voltage for CPU LitCore and DSU	VDD_CPU_LIT	0.55	0.75	0.95	V
Voltage for CPU LitCore and DSU Memory	VDD_CPU_LIT_MEM	0.675	0.75	0.95	V
Voltage for GPU	VDD_GPU	0.55	0.75	0.95	V
Voltage for GPU Memory	VDD_GPU_MEM	0.675	0.75	0.95	V
Voltage for NPU	VDD_NPU	0.55	0.75	0.95	V
Voltage for NPU Memory	VDD NPU MEM	0.675	0.75	0.95	V
Voltage for VCODEC	VDD_VDENC	0.675	0.75	0.825	V
Voltage for VCODEC Memory	VDD_VDENC_MEM	0.675	0.75	0.825	V
Voltage for Logic	VDD_LOGIC	0.675	0.75	0.825	V
Voltage for PMU	PMU_0V75	0.675	0.75	0.825	V
Digital GPIO Power (1.8V only)	PMUIO1_1V8, VCCIO1_1V8	1.65	1.8	1.95	V
Digital GPIO Power (3.3V/1.8V)	PMUIO2_1V8, VCCIO2_1V8, VCCIO4_1V8, VCCIO5_1V8, VCCIO6_1V8	2.7 1.65	3.3 1.8	3.6 1.95	V
eMMC IO Power (1.8V)	EMMCIO_1V8	1.65	1.8	1.95	V
DDR CH0 Logic power(0.85V)	DDR_CH0_VDD, DDR_CH0_VDD_MIF, DDR_CH1_VDD, DDR_CH1_VDD_MIF	0.675	0.85	0.935	V
DDR CH0_PLL power(0.85V)	DDR_CH0_PLL_DVDD, DDR_CH1_PLL_DVDD	0.675	0.75	0.8925	V
DDR CH0_PLL power(1.8V)	DDR_CH0_PLL_AVDD1V8, DDR_CH1_PLL_AVDD1V8	1.62	1.8	1.98	V
LPDDR4 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK, DDR_CH1_VDDQ, DDR_CH1_VDDQ_CK	0.57	0.6	0.63	٧
LPDDR4 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.045	1.1	1.155	V
LPDDR5 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK, DDR_CH1_VDDQ, DDR_CH1_VDDQ_CK	0.475	0.5	0.525	V
LPDDR5 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.0	1.05	1.1	V
PLL Analog Power(0.75V)	PLL_DVDD0V75	0.675	0.75	0.8925	V
PLL Analog Power(1.8V)	PLL_AVDD1V8	1.62	1.8	1.98	V
USB 2.0 Analog Power (0.75V)	USB20_DVDD_0V75	0.6975	0.75	0.825	V
USB 2.0 Analog Power (1.8V)	USB20_AVDD_1V8	1.674	1.8	1.98	V

Parameters	Symbol	Min	Тур	Max	Unit
USB 2.0 Analog Power (3.3V)	USB20_AVDD_3V3	3.069	3.3	3.63	V
USB & DP Analog Power (0.85V)	TYPEC0_DP0_VDD_0V85, TYPEC0_DP0_VDDA_0V85	0.8075	0.85	0.8925	V
USB & DP Analog Power (1.8V)	TYPEC0_DP0_VDDH_1V8	1.71	1.8	1.89	V
Combo PIPE PHY Analog Power(0.9V)	PCIE20_SATA30_0_AVDD_0V85, PCIE20_SATA30_USB30_2_AVDD_0V85	0.8	0.85	0.935	V
Combo PIPE PHY Analog Power(1.8V)	PCIE20_SATA30_0_AVDD_1V8, PCIE20_SATA30_USB30_2_AVDD_1V8	1.62	1.8	1.98	V
MIPI CSI DPHY Analog Power(0.75V)	MIPI_CSI0_AVCC0V75	0.675	0.75	0.825	٧
MIPI CSI DPHY Analog Power(1.8V)	MIPI_CSI0_AVCC1V8	1.62	1.8	1.98	>
MIPI DCPHY Analog Power (0.85V)	MIPI_D/C_PHY_VDD, MIPI_D/C_PHY1_VDD	0.7125	0.85	0.8925	>
MIPI DCPHY Analog Power (1.2V)	MIPI_D/C_PHY_VDD_1V2	1.14	1.2	1.26	>
MIPI DCPHY Analog Power (1.8V)	MIPI_D/C_PHY_VDD_1V8	1.71	1.8	1.89	>
HDMI/eDP TX Digital Power (0.75V)	HDMI/eDP_TX0_VDD_0V75	0.675	0.75	0.825	>
HDMI/eDP TX Analog Power (0.75V)	HDMI/eDP_TX0_AVDD_0V75	0.675	0.75	0.825	٧
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_CMN_1V8	1.62	1.8	1.98	V
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_IO_1V8	1.62	1.8	1.98	٧
SARADC Analog Power(1.8V)	SARADC_AVDD_1V8	1.62	1.8	1.98	V
OTP Analog Power(0.75V)	OTP_VDDOTP_0V75	0.675	0.75	0.825	V
OSC Analog Power(1.8V)	OSC_1V8	1.65	1.8	1.95	V
OSC input clock frequency		NA	24	NA	MHz
Max CPU frequency		NA	NA	TBD	GHz
Max GPU frequency		NA	NA	TBD	MHz
Max NPU frequency		NA	NA	TBD	MHz
Ambient Operating Temperature	TA	TBD	NA	TBD	°C

3.3 DC Characteristics

Table 3-3 DC Characteristics

	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	V
Digital 3.3V/1.8V GPIO	Output Low Voltage	V _{OL}	VSS	NA	0.25*DVDD	V
@3.3V	Output High Voltage	Vон	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	100	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	100	Kohm
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	V
Digital	Output Low Voltage	V _{OL}	VSS	NA	0.25*DVDD	V
3.3V/1.8V GPIO @1.8V	Output High Voltage	Vон	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	V
Digital 1.8V only GPIO	Output Low Voltage	V _{OL}	VSS	NA	0.25*DVDD	V
@1.8V	Output High Voltage	V _{OH}	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
eMMC IO	Input Low Voltage	V _{IL}	VSS	NA	0.35*DVDD	V
@1.8V	Input High Voltage	V _{IH}	0.65*DVDD	NA	DVDD	V

	Parameters	Symbol	Min	Тур	Max	Unit
	Output Low Voltage	V _{OL}	VSS	NA	0.45	V
	Output High Voltage	V _{OH}	DVDD-0.45	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
	Input Low Voltage	V _{IL}	NA	NA	Vref-0.14	V
	Input High Voltage	V _{IH}	Vref+0.14	NA	NA	V
	Output Log Voltage	V _{OL}	NA	NA	0.2	V
DDR IO	Output High Voltage	V _{OH}	0.25	NA	NA	V
	Input Low Current	I _{IL}	-100/-500	NA	100/500	Room/Hot uA
	Input High Current	I _{IH}	-100/-500	NA	100/500	Room/Hot uA

Note: VDDO and DVDD are both IO power Supply

3.4 Electrical Characteristics for General IO

Table 3-4 Electrical Characteristics for Digital General IO

F	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
	Input leakage current	I _{PAD}	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H	(0.08* VDDO	NA	NA	V
@3.3V	Input pullup resistor current	I_{RPU}	V _{PAD} = 0V	-20	NA	-180	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	180	uA
	Input leakage current	\mathbf{I}_{PAD}	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	I_{RPD}	V _{PAD} = VDDO	20	NA	10 NA -180 180 10 NA	uA
	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V _{PAD} =0V or DVDD	-10		10	uA
Digital 1.8V only GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	I_{RPU}	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	170	uA
	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
eMMC IO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.1* DVDD	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	170	uA

Note: VDDO and DVDD are both IO power Supply

3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for INT PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F _{FIN}		4.5	1	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}		4.5	7	12	MHz
Frequency of PLL's output	F _{FOUT}		35.2	-	4500	MHz
Frequency of VCO's output	F _{FVCO}		2250	-	4500	MHz
Lock time	T _{LT}	Measured at all F_{FIN} and F_{FOUT} range. RESETB=High	-	-	150	Cycles

Table 3-6 Electrical Characteristics for FRAC PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F_{FIN}		6	-	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}		6	20	30	MHz
Frequency of PLL's output	F _{FOUT}		35.2	-	4500	MHz
Frequency of VCO's output	F _{FVCO}		2250	-	4500	MHz
Lock time	T _{LT}	Measured at all F_{FIN} and F_{FOUT} range. RESETB=High	ı	-	500	Cycles

Table 3-7 Electrical Characteristics for DDR PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F _{FIN}		6	-	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}		6	20	30	MHz
Frequency of PLL's output	F _{FOUT}		51.6	-	6600	MHz
Frequency of VCO's output	F _{FVCO}		3300	-	6600	MHz
Lock time	T _{LT}	Measured at all F _{FIN} and F _{FOUT} range. RESETB=High	-	-	500	Cycles

Notes:

① p is the input divider value

3.6 Electrical Characteristics for PCIe2/SATA Interface

Table 3-8 Electrical Characteristics for PCIe2/SATA Interface

Parameters	Symbol	Min	Тур	Max	Unit
Transmitter					
Differential Peak-Peak TX Output Voltage Swing	V _{TX_DIFF_PP}	800	1000	1200	mV
Differential Peak-Peak Low Power TX Output Voltage Swing	V _{TX_DIFF_PP_LOW}	400	NA	1200	mV
The output impedance	R _{TX_DIFF_DC}	80	100	120	ohm
Single Ended Output Resistance Matching	R _{TX_DC_OFFSET}	NA	NA	5	%
Transmitter output common mode voltage	V _{TX_DC_CM}	400	NA	800	mV
Maximum mismatch between TXP and TXM for both time and amp	V _{TX_CM_AC_PP_ACTIVE}	NA	NA	50	mV
The amount of voltage change allowed during Receiver Detection	V _{TX_RCV_DETECT}	NA	NA	600	mV
TX de-emphasis	V _{TX_DE_RATIO}	3.0	3.5	4.0	dB
AC Coupling Capacitor(USB3.1/PCIe)		75	NA	200	nF
AC Coupling Capacitor(SATA)	C _{AC_COUPLING}	6	NA	12	nF
Output rising time for 20% to 80%	T _r	25	NA	NA	ps
Output falling time for 20% to 80%	T _f	25	NA	NA	ps
Transmitter short circuit limit	I _{TX_SHORT}	NA	NA	20	mA
Output differential skew	T _{SKEW_DIFF}	-15	NA	15	ps
Receiver					
Input Voltage Swing	V _{RXDPP_C}	250	NA	1200	mVpp
The input differential impedance	R _{RXD_C}	80	100	120	Ohm
Single Ended input Resistance Matching	R _{RXD_C_MS}	NA	NA	5	%

3.7 Electrical Characteristics for MIPI CDPHY interface

Table 3-9 Electrical Characteristics for MIPI CDPHY interface

Parameters	Symbol	Description	Test condition	Min	Тур	Max	Unit
	V_{IH}	Logic1 input voltage	All conditions	880	NA	NA	mV
LP-RX	V _{IL}	Logic0 input voltage, not in ULPS state	All conditions	NA	NA	550	mV
	_	Duration for which the		NA	NA	100	us
Skew Calibration	I _{skewcal} (initial)	transmitter drives the skew- calibration pattern in the initial skew calibration mode	>1.5Gbps	2^15	NA	NA	UI

Parameters	Symbol	Description	Test condition	Min	Тур	Max	Unit
	+	Duration for which the	. 1 Cohna	NA	NA	10	us
	(periodic)	transmitter drives the skew- calibration pattern in the periodic skew calibration mode	>1.5Gbps (optional)	2^13	NA	NA	UI

3.8 Electrical Characteristics for MIPI CSI DPHY interface

Table 3-10 Electrical Characteristics for MIPI CSI DPHY interface

Parameters	Symbol	Min	Тур	Max	Units
Common-mode interference beyond	ΔVCMRX(HF)	NA	NA	100	mV
450 MHz	AVCMRX(TIF)	NA	NA	50	mV
Common-mode interference 50MHz-	ΔVCMRX(LF)	-50	NA	50	mV
450MHz		-25	NA	25	mV
Common-mode termination	ССМ	NA	NA	60	pF
Input pulse rejection	eSPIKE	NA	NA	300	V.ps
Minimum pulse width response	TMIN-RX	20	NA	NA	ns
Peak interference amplitude	VINT	NA	NA	200	mV
Interference frequency	fINT	450	NA	NA	MHz

3.9 Electrical Characteristics for SARADC

Table 3-101 Electrical Characteristics for SARADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Resolution			NA	12	NA	Bit
Anglog Input Range	AIN		AVSS18	NA	AVDD18	V
Differential Non-Linearity	DNL	PD = Low	NA	± 1.0	±3.0	LSB
Integral Non-Linearity	INL	$F_s = 1MS/s$	NA	±2.0	±6.0	LSB
Top Offset Voltage Error	E _{OT}	$F_{CLK} = 20MHz$ $F_{SOC} = 1MHz$	NA	±10	±20	LSB
Bottom Offset Voltage Error	Еов	$F_{AIN} = 10$ kHz ramp wave	NA	±10	±20	LSB

3.10 Electrical Characteristics for TSADC

Table 3-12 Electrical Characteristics for TSADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Accuracy from -40°C to 125°C	T _{JACC}	Temp: -40 ~ 125°C Supply: 1.62V ~ 1.98V	NA	±3	±5	°C
Sensing Temperature Range	T _{RANGE}		-40	25	125	°C
Resolution	T _{LSB}		NA	1	NA	°C

Chapter 4 Thermal Management

4.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature has to be below 125° C.

4.2 Package Thermal Characteristics

Table 4-1 provides the thermal resistance characteristics for the package used on the SoC. The resulting simulation data for reference only, please prevail in kind test.

Table 4-1 Thermal Resistance Characteristics

Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	$ heta_{JA}$	8.2	(°C/W)
Junction-to-board thermal resistance	$ heta_{JB}$	3.7	(°C/W)
Junction-to-case thermal resistance	θ_{JC}	0.01	(°C/W)

Note: The testing PCB is 10Layer, 200*130mm, Ambient temperature is 25 ℃.