CprE 381 Homework 6

[Note: This homework's purpose is to increase your comfort at calculating and analyzing the performance of processors. By the end, you should be able to accurately estimate how a change to software or hardware will likely impact the overall execution time of an application.]

1. Amdahl's Law

Your company builds hardware for doing machine learning inference for image classification. 'Inference' is predicting the class of an image based on the model you learned using sophisticated machine learning algorithms. While everyone is busy trying to develop the next Neuromorphic or Quantum computing chip, your supervisor assigns you the tasks of optimizing the execution of the time of the only application that actually generates the \$\$\$ for your company (i.e., image classification of cats). For image inference: **Convolution** is the most fundamental operations which consists of convolving or "sliding" a filter (sometimes called the learned kernel 2D array) of size k*k across the input image of size n*n which generates an output of size (n-k+1)*(n-k+1). If you want more information about this sort of convolution, you can view the following video:

https://www.youtube.com/watch?v=XuD4C8vJzEQ&list=PLkDaE6sCZn6Gl29AoE31iwdVwSG-KnDzF&index=2.

The attached C and MIPS code implement a vertical edge detector that is an important portion of the cat image classification algorithm. As you can see, if there is a hardware floating point multiplier in the system the program will use * that will

compile to mul.s MIPS instructions, otherwise it will use library call that performs software floating point multiplication. Your specific task is to determine whether or not you should add a hardware multiplier to your MIPS processor.

- a. Based on your understanding of the MIPS and the C code *estimate* the total number of clocks cycles the application will require to execute on your single-cycle processor. Also estimate the fraction of these cycles that the software multiplication function requires. [Note: this is a somewhat open-ended problem and you can make any reasonable assumption. Please state all the calculations and assumptions you make. Note that you can actually run the MIPS code on MARS with and without the hardware multiplier to get instruction counts.]
- b. Based on the above question identify which part of the application will benefit from the hardware multiplier and why? What is maximum speed up possible? [Again, you will have to make assumptions regarding the multiplier unit.]
- c. What would the maximum speedup be if your hardware multiplier slowed the clock frequency by 25%? [You can still solve this by using Amdahl's law—you just have to appropriately adjust the equation from b.]

2. Pipelining Cycle Time

a. Assuming the following worst-case latencies for components, what is the cycle time for the pipelined processor in Figure 4.7.16 (COD Figure 4.51) from your textbook? You must quantitatively justify your answer (e.g., specify what set's the cycle time and why it set's the cycle time).

I-Mem	Adder	MUX	ALU	Reg Read	D-Mem	Sign- Extend	Shift- Left-2	Control	ALU Control	AND gate
230ps	80ps	25ps	130ps	120ps	270ps	20ps	5ps	50ps	20ps	10ps

b. Compared to a single-cycle processor Figure 4.4.5 (COD Figure 4.17) with the above component latencies, what would the pipeline design's CPI need to be in order to benefit performance?