

PCI-SIG® Architecture Overview

Richard Solomon
PCI-SIG WG Member
Synopsys

What's All This PCI Stuff Anyway?



- Presentation will cover basic concepts and their evolution from PCI™ through PCI-X™ to PCI Express®
 - Specs written assuming designers have these key background concepts
 - High level overview of PCI, PCI-X, and PCI Express



PCI Background

Revolutionary AND Evolutionary



○ PCI™ (1992/1993)

- Revolutionary
 - Plug and Play jumperless configuration (BARs)
 - Unprecedented bandwidth
 - 32-bit / 33MHz 133MB/sec
 - 64-bit / 66MHz 533MB/sec
 - Designed from day 1 for bus-mastering adapters
- Evolutionary
 - System BIOS maps devices then operating systems boot and run without further knowledge of PCI
 - PCI-aware O/S could gain improved functionality
 - PCI 2.1 (1995) doubled bandwidth with 66MHz mode

Revolutionary AND Evolutionary



○ PCI-X™ (1999)

- Revolutionary
 - Unprecedented bandwidth
 - Up to 1066MB/sec with 64-bit / 133MHz
 - Registered bus protocol
 - Eased electrical timing requirements
 - Brought split transactions into PCI "world"
- Evolutionary
 - PCI compatible at hardware *AND* software levels
 - PCI-X 2.0 (2003) doubled bandwidth
 - 2133MB/sec at PCI-X 266 and 4266MB/sec at PCI-X 533

Revolutionary AND Evolutionary



PCI Express – aka PCIe[®] (2002)

- Revolutionary
 - Unprecedented bandwidth
 - x1: up to 2GB/sec in *EACH* direction (PCIe 4.0)
 - x16: up to 32GB/sec in *EACH* direction (PCIe 4.0)
 - · "Relaxed" electricals due to serial bus architecture
 - Point-to-point, low voltage, dual simplex with embedded clocking
- Evolutionary
 - PCI compatible at software level
 - Configuration space, Power Management, etc.
 - Of course, PCIe-aware O/S can get more functionality
 - Transaction layer familiar to PCI/PCI-X designers
 - System topology matches PCI/PCI-X
 - Doubling of bandwidth each generation (from 250MB/s/lane):
 - PCIe 2.0 (2006) 500MB/s/lane
 - PCIe 3.0 (2010) ~1GB/s/lane
 - PCIe 4.0 (2017) ~2GB/s/lane
 - PCIe 5.0 (coming soon!) ~4GB/s/lane



PCI Concepts

Address Spaces – Memory & I/O



Memory space mapped cleanly to CPU semantics

- 32-bits of address space initially
- 64-bits introduced via Dual-Address Cycles (DAC)
 - Extra clock of address time on PCI/PCI-X
 - 4DWORD header in PCI Express
- Burstable

I/O space mapped cleanly to CPU semantics

- 32-bits of address space
 - Actually much larger than CPUs of the time
- Non-burstable
 - Most PCI implementations didn't support
 - PCI-X codified
 - Carries forward to PCI Express

Address Spaces – Configuration




Configuration space????

- Allows control of devices' address decodes without conflict
- No conceptual mapping to CPU address space
 - Memory-based access mechanisms in PCI-X and PCIe
- Bus / Device / Function (aka BDF) form hierarchy-based address (PCIe 3.0 calls this "Routing ID")
 - "Functions" allow multiple, logically independent agents in one physical device
 - E.g. combination SCSI + Ethernet device
 - 256 bytes or 4K bytes of configuration space per device
 - PCI/PCI-X bridges form hierarchy
 - PCIe switches form hierarchy
 - Look like PCI-PCI bridges to software
- "Type 0" and "Type 1" configuration cycles
 - Type 0: to same bus segment
 - Type 1: to another bus segment

Configuration Space (cont'd)





Using Configuration Space




Device Identification

- VendorID: PCI-SIG assigned
- DeviceID: Vendor self-assigned
- Subsystem VendorID: PCI-SIG
- Subsystem DeviceID: Vendor

Address Decode controls

- Software reads/writes BARs to determine required size and maps appropriately
- Memory, I/O, and bus-master enables

Other bus-oriented controls




Using Configuration Space – Capabilities List



Linked list

- Follow the list! Cannot assume fixed location of any given feature in any given device
- Features defined in their related specs:
 - PCI-X, PCIe, PCI Power Management, Etc...
 - Find consolidated list in PCI Code and ID Assignment Spec




Using Configuration Space – Extended Capabilities List



Linked list – new with PCI Express

- Follow the list! Cannot assume fixed location of any given feature in any given device
- First entry in list is *always* at 100h
- Features defined in PCI Express and related (e.g. MR-IOV, SR-IOV) specifications
- Consolidated in PCI Code and ID Assignment Spec



Interrupts



- PCI introduced INTA#, INTB#, INTC#, INTD# collectively referred to as INTx
 - Level sensitive
 - Decoupled device from CPU interrupt
 - System controlled INTx to CPU interrupt mapping
 - Configuration registers
 - report A/B/C/D
 - programmed with CPU interrupt number
- PCI Express mimics this via "virtual wire" messages
 - Assert_INTx and Deassert_INTx

What are MSI and MSI-X?



Memory Write replaces previous interrupt semantics

- PCI and PCI-X devices stop asserting INTA/B/C/D and PCI Express devices stop sending Assert_INTx messages once MSI or MSI-X mode is enabled
- MSI uses one address with a variable data value indicating which "vector" is asserting
- MSI-X uses a table of independent address and data pairs for each "vector"
- NOTE: Boot devices and any device intended for a non-MSI operating system generally must still support the appropriate INTx signaling!



PCI-X Explained

What is PCI-X?



"PCI-X is high-performance backward compatible PCI"

- PCI-X uses the same PCI architecture
- PCI-X leverages the same base protocols as PCI
- PCI-X leverages the same BIOS as PCI
- PCI-X uses the same connector as PCI
- PCI-X and PCI products are interoperable
- PCI-X uses same software driver models as PCI

PCI-X is faster PCI

- PCI-X 533 is up to 32 times faster than the original version of PCI
- PCI-X protocol is more efficient than conventional PCI

PCI-X Modes and Speeds





64-Bit 32-Bit **Error** Conf 16-Bit DIM V_{I/O} Slots* MB/s Slots* MB/s **Prot** Mode **Bytes PCI 33** 5V/3.3V 266 133 N/A 256 N/A par **PCI 66** 533 266 N/A N/A 3.3V 256 par par or PCI-X 66 N/A 3.3V 533 266 256 ves **ECC** PCI-X 133 par or 3.3V 400 N/A 256 (operating at 800 ves **ECC** 100 MHz) par or PCI-X 133 3.3V 533 N/A 1066 256 yes **ECC** PCI-X 266 1.5V 2133 1066 533 **ECC** 4K yes

2133

1066

ECC

4K

Mode 1



Mode 2

PCI-X 533

1.5V

4266

yes

^{*} For lower bus speeds, # slots / bus is implementation choice to share bandwidth

PCI 2.x/3.0 vs. PCI-X Mode 1




Same bus and control signals

Evolutionary protocol changes

Clock frequency up to 133 MHz

New "Attribute" phase for enhanced features

10








Transaction Attributes



Requester Attributes for Burst Transactions

35	32	31	30	29	28	24	23 16 1	15 11	10 08	07 00
	Jpper e Count	R	N S	R O	Tag		Requester Bus Number	Requester Device Number	Requester Function Number	Lower Byte Count
C/B	BF[3-0]#		AD[31:0]							

Requester Attributes for DWORD Transactions



RO -- Relax ordering

NS -- No Snoop

R -- Reserved

Split Transactions – Background



PCI commands contained no length

- Bus allowed disconnects and retries
- Difficult data management for target device
 - Writes overflow buffers
 - Reads require pre-fetch
 - How much to pre-fetch? When to discard? Prevent stale data?

PCI commands contained no initiator information

- No way for target device to begin communication with the initiator
- Peer-to-peer requires knowledge of system-assigned addresses

Split Transactions




- PCI-X commands added length and Routing ID of initiator
 - Writes: allow target device to allocate buffers
 - Reads: Pre-fetch now deterministic
- PCI-X retains "retry" & "disconnect", adds "split"
- Telephone analogy
 - Retry: "I'm busy go away"
 - Delayed transactions are complicated
 - Split: "I'll call you back"
 - Simple
 - More efficient


Efficient PCI-X Protocol







Bandwidth Usage with PCI-X Protocols, included in PCI-X 2.0



Number of Load Exerciser Cards


The PCI-X protocol is more efficient than traditional PCI.



PCI Express Overview


PCIe Specifications





Cable

OCuLink



Base

- Electrical
- Protocol
- Configuration

Bridge

I/O Virtualization

- Single Root
- Multi-Root
- Address Translation Services

PCIe Architecture Features



PCI Compatibility

- Configuration and PCI software driver model
- PCI power management software compatible

Performance

- Scalable frequency (2.5-32GT/s)
- Scalable width (x1, x4, x8, x16)
- Low latency and highest utilization (Bandwidth/pin)

Physical Interface

- Point-to-point, dual-simplex
- Differential low voltage signaling
- Embedded clocking
- Supports connectors, modules, cables

Protocol

- Fully packetized splittransaction
- Credit-based flow control
- Hierarchical topology support
- Virtual channel mechanism

Advanced Capabilities

 CRC-based data integrity, hot plug, error logging

Enhanced Configuration Space

 Extensions and bridges into other architectures

PCIe Speed Evolution



Introduced at 2.5GT/sec

- Commonly called 2.5GHz
 - PCI-SIG eventually adopts GigaTransfers per Second (GT/s) terminology
- 100 MHz reference clock provided
 - Eases synchronization between ends
 - Particularly when Spread Spectrum Clocking in used
 - Optional, but nearly universal in traditional "PC" world
- 8b/10b encoding used to provide DC balance and reduce "runs" of 0s or 1s which make clock recovery difficult
- Specification Revisions: 1.0, 1.0a, 1.1

PCIe Speed Evolution (2.x)



Speed doubled to 5GT/sec

- Reference clock remains at 100 MHz
 - Lower jitter clock sources required vs 2.5GT/sec
 - Generally higher quality clock generation/distribution required
- 8b/10b encoding continues to be used

Specification Revisions: 2.0, 2.1

 Devices choosing to implement a maximum rate of 2.5GT/sec can still be fully 2.x compliant!

PCIe Speed Evolution (3.x)



$2 \times 5 = 8 ???$

- Speed "doubled" over PCle 2.x 5GT/sec
- 8GT/sec electrical rate
 - 10GT/sec required significant cost and complexity in channel, receiver design, etc.
- Reference clock remains at 100 MHz
 - Very similar requirements to 5GT/sec mode
- Specification Revisions: 3.0, 3.1
 - Devices choosing to implement a maximum rate of 2.5GT/sec or 5GT/sec can still be fully 3.x compliant!

PCIe Speed Evolution (3.x)



- 128/130 encoding reduces overhead from the 20% loss of 8b/10b
 - Original plan was scrambling-only for exactly 2x the 5GT/sec bandwidth
 - 5000Mb/sec / (10bits/byte) = 500MB/sec per lane
 - 8000Mb/sec / (8bits/byte) = 1000MB/sec per lane
 - Pure 128/130 encoding is ~1.5% loss
- Scrambling replaces DC-offset and run-length reduction functions of 8b/10b

PCIe Speed Evolution (4.0)



Speed doubled over PCle 3.x 8GT/s

- 16GT/s electrical rate
- Reference clock remains at 100 MHz
 - Continued improvement/tightening of specifications
- 128/130 Encoding retained

Specification Revisions: 4.0

 Devices choosing to implement a maximum rate of 2.5GT/s, 5GT/s, or 8GT/sec can still be fully 4.0 compliant!



Thank you for attending the PCI-SIG Developers Conference 2018.

For more information, please go to www.pcisig.com

Don't forget to submit your feedback via the mobile app!

Download the **Crowd Compass** app and then search for **PCI-SIG Developers Conference** or entering the following URL into your mobile browser: https://crowd.cc/s/1rKy0
Enter event code: **DevCon2018**

Alternatively, access here: https://crowd.cc/pcisig2018

Note: Create an account within the app so Admin knows who to contact if selected as the prize winner.

Each session feedback is provided is equivalent to 1 raffle entry (up to 11 sessions).

General survey feedback = 1 raffle entry.

