{"payload":{"header_redesign_enabled":false,"results":[{"id":"102991333","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"gustapp/labdig","hl_trunc_description":null,"language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":102991333,"name":"labdig","owner_id":31573348,"owner_login":"gustapp","updated_at":"2017-10-21T18:17:59.732Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","digital-circuits"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":1,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Agustapp%252Flabdig%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/gustapp/labdig/star":{"post":"ijycfS_9LWUA4ADvkZVBGvAyBbweSabngRj0gs24sIohzbVgHKcBjesifepT2T7pLASJvwNdSGUMSQuwo16W3g"},"/gustapp/labdig/unstar":{"post":"zrWXUduGG6TSUruImeri6GdhlCDkFjYy3Pd1GOtwqWbOzq_F8E6ds0ZBu2rtQiidXp3A66Wq9rBiSDpXm72KQg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"j30O3gUL5Arf2BjxDW8TD4wQB3KB5-O7UWXdKTjf0S7pFqMUCvBRCWhqQ7MTfM1dXmFfxglOM3I27LExNgqfKw"}}},"title":"Repository search results"}