Delay to point in scanline Ro h! Rnik  $R_n = X^{1/2} + h^2$ x'' = np - x'h = (Ro+k·AL) sin & x"= np - (Ro +k-al)cos 0 x'=(Ro+k:21)cos0 The distance from element n to point on scanline k: Rn,k = (np-(R.+k. D1) Los 0)2+ ((R.+k.D1) sin 0)2 = (np)2-2np(Ro+k-Al)(050+(Ro+k-Al)2(cos20+sin20) Rnk = (np)2-2np(Ro+k-Al)coso+(Ro+k-Al)2 The distance from element n+1 to point on scanline Rn+1,k = (np+p)2-2(n+1)p(Ro+k-bl)cos0+(Ro+k-bl)2 =  $(np)^2 + 2np^2 + p^2 - 2np(R_0 + k.Al)\cos\theta$ -2p(Ro+k-Al)cos+ +(Ro+k-Al)2 = (np)2-2np(Ro+k-al)Cos++ (Ro+k-al)2  $+2np^2+p^2-2p(R_0+k-sl)\cos\theta$  $R_{nn,k} = R_{n,k}^2 + p^2(2n+1) - 2p(R_0 + k-sl)\cos\theta$ The distance from element n to point on scanline k+1: Rn, k+1 = (np)2-2np (Ro+ k-dl+al) coso + (Ro+k-dl+al)2 =  $(np)^2 - 2np(R_0 + k \cdot \Delta l)\cos\theta - 2np \cdot \Delta l\cos\theta$ +(Ro+k-D1)2+2(Ro+k-D1)21+D12  $R_{n,k+1} = R_{n,k} - 2np-\Delta l \cos \theta + 2R_0 \Delta l + \Delta l^2 (2k+1)$ Using the relation  $N_{n,k} = \frac{\int_S}{V_S} R_{n,k}$ we get the delay in sample Frequency cycles:  $N_{n+1,k}^2 = N_{n,k}^2 + (\frac{F_5}{V_c}p)^2 (2n+1) - 2p(\frac{F_5}{V_s})^2 (R_0 + k \cdot \Delta L) \cos \theta$  $N_{n,k+1} = N_{n,k} - 2np(\frac{F_5}{V_5})^2 \Delta l \cos\theta + 2R_0(\frac{F_5}{V_5})^2 \Delta l + (\frac{F_5}{V_5}\Delta l)^2 (2k+1)$ Setting step size  $\Delta l = \frac{V_s}{S_s}$  we get:  $N_{n,k+1} = N_{n,k}^2 - 2np \frac{f_s}{v_s} \cos\theta + 2R_o \frac{f_s}{v_s} + 2k+1$ We now have the delay expressions for each element and point on scanline iteratively based on previous delay:  $N_{0,0}^2 = \left(\frac{\sum_s}{V_s} R_{0,0}\right)^2$  $A_o = \left(\frac{1}{V_o} p\right)^2$  $N_{n+1,k} = N_{n,k}^2 + A_0(2n+1) - C_0$ Co = 2p(\frac{\int\_{s}}{v\_{s}})^{2}(R\_{o}+k-\Delta 1)cos 0  $B_n = 2R$ .  $\frac{F_0}{V_0} - 2np \frac{F_0}{V_0} \cos \theta$  $N_{n,k+1} = N_{n,k} + 2k + 1 + B_n$  $M = 0, \pm 1, \pm 2, \pm 3, ...$ DI= Vs k = 0, 1, 2, 3, ...

k:

```
Making a hardware efficient implementation
N_{0,0}^{2} = \left(\frac{\sum_{s}}{V_{s}} R_{0,0}\right)^{2}
                                  A_{s} = \left(\frac{\int_{S}}{V_{s}}D\right)^{2}
Nn+1, k = Nn, k + A. (2n+1) - C.
                                  C_0 = 2p(\frac{5}{v_s})^2(R_0 + k \cdot \Delta L)\cos\theta
                                  B_n = 2R_o \frac{1}{V_s} - 2np \frac{1}{V_s} \cos \theta
N_{n,k+1} = N_{n,k} + 2k + 1 + B_n
                   N = 0, \pm 1, \pm 2, \pm 3, ...
                   k = 0, 1, 2, 3, ...
   As Nnik will be very high values
   and square root is hard to implement
   efficiently in hardware, a comparator
   Circuit will substitute the need for
   Square root calculations:
           Nn+1, k = Nn, k + A. (2n+1) - C.
          N_{n+1,k}^2 = N_{n,k} + K_n
    Assuming Nn+1, k will have the solution
         Nn+1, k = Nn, k + an
   Where an is the number of sample
   frequency cycles to be added/subkracted
      \Rightarrow (N_{n,k} + Q_n)^2 = N_{n,k}^2 + K_n
      N_{n,k} + 2a_n N_{n,k} + a_n^2 = N_{n,k}^2 + K_n
         2a_nN_{n,k}+a_n^2=K_n
    By solving this equation for
    we get
          N_{n+1,k} = N_{n,k} + \alpha_n
    The following algorithm can be
   implemented in hardware using
   a comparator, bitshift and adders:
                Q_{\eta} = Q_{\eta-1}
                if Kn≥ Kn-1
                  sign_bit = 1
                else
                   sign_bit =-1
     if sign_bit== 1 else if sign_bit==-1
  (i \int_{-1.0}^{2} 2a_n N_{n-1.0} + a_n^2 > K_n) i \int_{-1.0}^{2} 2a_n N_{n-1.0} + a_n^2 < K_n
     N_{n_{i0}} = N_{n-1,0} + a_n N_{n_{i0}} = N_{n-1,0} + a_n
                                            loop
                     break
                         else
   an += sign_bik-inc_step
                           an += Sign_bik-inc_step
    In addition, the error 2 annon-10 + an - Kn
     is propagated to the next Kn+1 to
     continously correct the error from
     the quantization of an.
    The increment step size mirrors
     the maximal error to the delay
     Values. Decreasing the step size
     gives a more accurate estimate
     of an at the expense of more
     iterations of the loop.
     This means there is a speed-
     accuracy tradeoff that can
     be adjusted by tuning
     the step size
     The same can be done for
     the calculation of delay
     in next point of scanline k+1:
             N_{n,k+1} = N_{n,k} + 2k + 1 + B_n
            Nnik+1 = Nnik + hkn
            26, Nnik + 62 = Lkn
      By solving this equation for bx
     we get
             N_{n,k+1} = N_{n,k} + b_{k}
      The algorith is implemented in
      the exact same way as for an:
                    b_k = b_{k-1}
                    if Lkn = h(k-1)n
                    Sign_bit=1
                    else
                      sign_bit=-1
        if Sign_bit==1
                            else if sign_bit == -1
     if 26 k Nn, k-1 + b2 > Lkn
                        if 26k Nn,k-1 +6 < Lkn
                             N_{n,k} = N_{n,k-1} + b_k
         N_{n,k} = N_{n,k-1} + b_k
                                break
        b<sub>k</sub>+= sign_bit·inc_step else
                              bx+= sign_bit inc_step
        After performing the algorithm
        for an to Sind delay for all
        elements to first point in scanline,
        the algorithm for by is performed
        to Sind each elements delay to
        each point k in the scanline.
        This leads to a maximal error
        of 2 increment step size to
        all delay valves N_{n,k} (k>0).
    The whole system will
    have the following steps:
        1) Find reference delay
                No,0 = R. 75
        2) Find delay in all elements to
            reference point k=0 iteratively
            based on No,0:
                   Nn,0 = Nn-1,0 + an
         3) Find delay in all elements to
            all points in scanline iteratively
            based on Nno:
                 N_{n,k} = N_{n,k-1} + b_n
       Since the algorithm (and therefore
       the circuit) to find an and bn
       are exactly the same, the
       blocks can be revsed. The
       Solution is therefore suited
       to make design choices
       that directly affect speed-
       area tradeoffs.
                                                 k=0
                        CORDIC
```