

Making a hardware efficient implementation

$$\begin{aligned}
 N_{0,0}^2 &= \left(\frac{f_s}{V_s} R_{0,0} \right)^2 & A_0 &= \left(\frac{f_s}{V_s} p \right)^2 \\
 N_{n+1,k}^2 &= N_{n,k}^2 + A_0(2n+1) - C_0 & C_0 &= 2p \left(\frac{f_s}{V_s} \right)^2 (R_0 + k \cdot \Delta l) \cos \theta \\
 N_{n,k+1}^2 &= N_{n,k}^2 + 2k+1 + B_n & B_n &= 2R_0 \frac{f_s}{V_s} - 2np \frac{f_s}{V_s} \cos \theta
 \end{aligned}$$

$$\begin{aligned}
 n &= 0, \pm 1, \pm 2, \pm 3, \dots \\
 k &= 0, 1, 2, 3, \dots
 \end{aligned}$$

As $N_{n,k}^2$ will be very high values and square root is hard to implement efficiently in hardware, a comparator circuit will substitute the need for square root calculations:

$$N_{n+1,k}^2 = N_{n,k}^2 + A_0(2n+1) - C_0$$

$$N_{n+1,k}^2 = N_{n,k}^2 + K_n$$

Assuming $N_{n+1,k}$ will have the solution

$$N_{n+1,k} = N_{n,k} + a_n$$

Where a_n is the number of sample frequency cycles to be added/subtracted

$$\Rightarrow (N_{n,k} + a_n)^2 = N_{n,k}^2 + K_n$$

$$N_{n,k}^2 + 2a_n N_{n,k} + a_n^2 = N_{n,k}^2 + K_n$$

$$2a_n N_{n,k} + a_n^2 = K_n$$

By solving this equation for a

we get

$$N_{n+1,k} = N_{n,k} + a_n$$

The following algorithm can be implemented in hardware using a comparator, bitshift and adders:

$$a_n = a_{n-1}$$

$$\text{if } K_n \geq K_{n-1}$$

$$\text{sign_bit} = 1$$

else

$$\text{sign_bit} = -1$$

if sign_bit == 1	else if sign_bit == -1
if $2a_n N_{n-1,0} + a_n^2 > K_n$	if $2a_n N_{n-1,0} + a_n^2 < K_n$
$N_{n,0} = N_{n-1,0} + a_n$	$N_{n,0} = N_{n-1,0} + a_n$
break	break
else	else
$a_n += \text{sign_bit} \cdot \text{inc_step}$	$a_n += \text{sign_bit} \cdot \text{inc_step}$

loop

In addition, the error $2a_n N_{n-1,0} + a_n^2 - K_n$ is propagated to the next K_{n+1} to continuously correct the error from the quantization of a_n .

The increment step size mirrors the maximal error to the delay values. Decreasing the step size gives a more accurate estimate of a_n at the expense of more iterations of the loop.

This means there is a speed-accuracy tradeoff that can be adjusted by tuning the step size

The same can be done for the calculation of delay in next point of scanline $k+1$:

$$N_{n,k+1}^2 = N_{n,k}^2 + 2k+1 + B_n$$

$$N_{n,k+1}^2 = N_{n,k}^2 + L_{kn}$$

$$2b_k N_{n,k} + b_k^2 = L_{kn}$$

By solving this equation for b_k

we get

$$N_{n,k+1} = N_{n,k} + b_k$$

The algorithm is implemented in the exact same way as for a_n :

$$b_k = b_{k-1}$$

$$\text{if } L_{kn} \geq L_{k-1,n}$$

$$\text{sign_bit} = 1$$

else

$$\text{sign_bit} = -1$$

if sign_bit == 1	else if sign_bit == -1
if $2b_k N_{n,k-1} + b_k^2 > L_{kn}$	if $2b_k N_{n,k-1} + b_k^2 < L_{kn}$
$N_{n,k} = N_{n,k-1} + b_k$	$N_{n,k} = N_{n,k-1} + b_k$
break	break
else	else
$b_k += \text{sign_bit} \cdot \text{inc_step}$	$b_k += \text{sign_bit} \cdot \text{inc_step}$

After performing the algorithm for a_n to find delay for all elements to first point in scanline, the algorithm for b_n is performed to find each elements delay to each point k in the scanline.

This leads to a maximal error of 2 * increment step size to all delay values $N_{n,k}$ ($k > 0$).

The whole system will have the following steps:

- 1) Find reference delay
 $N_{0,0} = R_0 \cdot \frac{f_s}{V_s}$
- 2) Find delay in all elements to reference point $k=0$ iteratively based on $N_{0,0}$:
 $N_{n,0} = N_{n-1,0} + a_n$
- 3) Find delay in all elements to all points in scanline iteratively based on $N_{n,0}$:
 $N_{n,k} = N_{n,k-1} + b_n$

Since the algorithm (and therefore the circuit) to find a_n and b_n are exactly the same, the blocks can be reused. The solution is therefore suited to make design choices that directly affect speed-area tradeoffs.

