

RISC-V Vector Extension

aka RVV

Vectors... as we know them in math






For mapping this into hardware, we need to fix some parameters


Implementation parameters

- VLEN, size of the vectors in bits
 - Micro-architectural parameter
 - RISC-V, VLEN \in [128; 2¹⁶] bits
 - RISC-V EPAC: 2¹⁵ = 16384 bits
 - x86 64 SSE: 128 bits
 - x86 64 AVX: 256 bits
 - x86 64 AVX512: 512 bits
 - Arm SVE: VLEN \in [128; 2¹¹] bits
 - Arm Neon: 128 bits
- sew, Selected Element Width, size of the element of a vector in bits
 - You can see it as 8*sizeof(type), 64 bits for doubles/long, 32 bits for floats/int, 16 bits for (half)/short
- vI = VLEN/sew, the number of elements operated by the vector instruction



An example: x86

- VLEN = 128
 - SSE
- VLEN = 256
 - AVX
- VLEN = 512
 - AVX512



An example: AXPY with x86 intrinsics

```
43 int main()
44 {
45 int n = 32:
    float alpha = 2.0;
47
    // Allocate memory for vectors x and v
    float* x = (float*)malloc(n * sizeof(float));
    float* y = (float*)malloc(n * sizeof(float));
51
    // Initialize vectors x and y with sample values
53 for (int i = 0; i < n; i++) {
     x[i] = i + 1:
54
55
      y[i] = i + 6;
56
57
    printf("Original v:\n");
    for (int i = 0; i < n; i++) {
      printf("%f ", y[i]);
60
61
62
    printf("\n");
63
    axpy(n, alpha, x, y);
    //axpv avx512(n, alpha, x, v);
    //axpy avx512 tail(n, alpha, x, y);
67
    printf("Resulting y after AXPY operation:\n");
    for (int i = 0; i < n; i++) {
      printf("%f ", y[i]);
70
71 }
72
    printf("\n");
73
74 // Free the allocated memory
75 free(x):
    free(y);
77
    return 0;
79 }
```

```
36 void axpy(int n, float alpha, float *x, float *y)
37 {
38    for (int i = 0; i < n; i++) {
39       y[i] = alpha * x[i] + y[i];
40    }
41 }
```

An example: AXPY with x86 intrinsics

```
43 int main()
44 {
45 int n = 32:
    float alpha = 2.0:
47
    // Allocate memory for vectors x and y
    float* x = (float*)malloc(n * sizeof(float));
    float* y = (float*)malloc(n * sizeof(float));
51
    // Initialize vectors x and y with sample values
    for (int i = 0; i < n; i++) {
53
     x[i] = i + 1:
54
55
      y[i] = i + 6;
56
57
    printf("Original v:\n");
    for (int i = 0; i < n; i++) {
60
      printf("%f ", y[i]);
61
    printf("\n");
62
63
    axpy(n, alpha, x, y);
    //axpv avx512(n, alpha, x, v);
    //axpy avx512 tail(n, alpha, x, y);
67
    printf("Resulting y after AXPY operation:\n");
    for (int i = 0; i < n; i++) {
      printf("%f ", y[i]);
70
71 }
72
    printf("\n");
73
74 // Free the allocated memory
75 free(x):
    free(y);
77
    return 0;
79 }
```

An example: AXPY with x86 intrinsics


```
43 int main()
44 {
    int n = 32:
    float alpha = 2.0,
47
    // Allocate memory for vectors x and v
    float* x = (float*)malloc(n * sizeof(float)):
    float* y = (float*)malloc(n * sizeof(float));
51
    // Initialize vectors x and y with sample values
    for (int i = 0; i < n; i++) {
53
      x[i] = i + 1:
54
      y[i] = i + 6;
55
56
57
    printf("Original v:\n");
    for (int i = 0; i < n; i++) {
60
      printf("%f ", y[i]);
61
    printf("\n");
62
63
    axpy(n, alpha, x, y);
    //axpv avx512(n, alpha, x, v);
    //axpy avx512 tail(n, alpha, x, y);
67
    printf("Resulting y after AXPY operation:\n");
    for (int i = 0; i < n; i++) {
      printf("%f ", y[i]);
71 }
    printf("\n");
73
74 // Free the allocated memory
75 free(x):
    free(y);
77
    return 0;
79 }
```

For a generic size of X and Y, we must handle "loop tails"

```
5 void axpy avx512 tail(int n, float alpha, float *x, float *y)
 6 {
    int i;
       m512 alpha vec = mm512 set1 ps(alpha);
    int avx512 loop size = n - (n % 16);
10
    for (i = 0; i < avx512 loop size; i += 16) {
        m512 \times vec = mm512 loadu ps(&x[i]);
        m512 \text{ y vec} = mm512 \text{ loadu ps(&y[i]);}
14
        m512 result = mm512 fmadd ps(alpha vec, x vec, y vec);
        mm512 storeu ps(&v[i], result);
15
16
    for (: i < n: i++) {
      v[i] = alpha * x[i] + v[i]:
20 }
21 }
```

A bit more flexible: variable vl


- VLEN, size of the vectors in bits
- sew, Selected Element Width, size of the element of a vector in bits
- vlmax = VLEN/sew, the number of elements operated by the vector instruction
- vI ∈ [0; vImax-1]
 - vI = $0 \rightarrow yes$, it's a nop!
 - vI = vImax → back to previous case



A bit more elegant: Variable Vector Length

- VL (Vector Length register) is a register (implemented in the hardware) that stores the size of the vector register available at any given point in time
 - VL can be loaded prior to executing the vector instruction with a special instruction (vsetvl)
 - No need to handle "loop tails"
 - Makes the code "vector length agnostic"


```
void axpy(double a, double *dx, double *dy, int n) {
 8
      int i;
10
      long gvl = builtin epi vsetvl(n, epi e64, epi m1);
11
       epi 1xf64 \ v \ a = MM \ SET \ f64(a, gvl);
12
13
      for (i = 0; i < n; i += gvl) {
14
         gvl = builtin epi vsetvl(n - i, epi e64, epi m1);
15
         epi 1xf64 \ v \ dx = MM \ LOAD \ f64(\&dx[i], \ gvl);
16
         epi 1xf64 \ v \ dy = MM \ LOAD \ f64(\&dy[i], \ gvl);
17
           epi 1xf64 \text{ v res} = \text{MM MACC } f64(\text{v dy, v a, v dx, gvl});
18
         MM STORE f64(&dy[i], v res, gvl);
19
```



Take-home message

- RISC-V offers an extension for handling vectors (RVV)
 - It support vectors up to 2¹⁶ bit register (very large vectors!)
 - VLEN must be defined by the implementor
 - It supports different types of data
 - It supports variable vector length
 - All these features makes RVV Vector Length Agnostic

An example vector operation with vI=vImax



Widening and narrowing


RISC-V RVV provides specific instructions for widening and narrowing operations. Here are some examples:

1. Widening Instructions:


- \circ vwadd.vv: Vector widening add (e.g., 16-bit \rightarrow 32-bit).
- \circ vwmul.vv: Vector widening multiply (e.g., 16-bit \rightarrow 32-bit).
- vfwadd.vv: Vector widening floating-point add (e.g., 32-bit → 64-bit).


2. Narrowing Instructions:

- o vnclip.wv: Vector narrowing integer clip (e.g., 32-bit \rightarrow 16-bit).
- \circ vfncvt.f.x.w: Vector narrowing floating-point convert (e.g., 64-bit \rightarrow 32-bit).



sew = 64 bits





Widening and narrowing: Practical Use Cases

Machine Learning:

- Widening: Accumulating 16-bit gradients into 32-bit during training.
- Narrowing: Storing 32-bit weights as 16-bit for inference.

Signal Processing:

- Widening: Performing high-precision filtering on 16-bit audio samples.
- Narrowing: Storing processed audio in 16-bit format.

Scientific Computing:

- Widening: Avoiding precision loss in intermediate calculations.
- Narrowing: Reducing memory usage for large datasets.

Widening and narrowing

RISC-V RVV provides specific instructions for widening and narrowing operations. Here are some examples:


1. Widening Instructions:

- \circ vwadd.vv: Vector widening add (e.g., 16-bit \rightarrow 32-bit).
- \circ vwmu1.vv: Vector widening multiply (e.g., 16-bit \rightarrow 32-bit).
- vfwadd.vv: Vector widening floating-point add (e.g., 32-bit → 64-bit).

2. Narrowing Instructions:

—vI = VLEN / sew = 4-

- vnclip.wv: Vector narrowing integer clip (e.g., 32-bit → 16-bit).
- \circ vfncvt.f.x.w: Vector narrowing floating-point convert (e.g., 64-bit \rightarrow 32-bit).



-vI = VLEN / sew = 27

Vector Register Group Multiplier: Imul

- Imul aka length multiplier
- is a mechanism to cope with different sew
 - if widening makes sew * 2 → lmul = 2
 - if narrowing makes sew / 2 \rightarrow lmul = $\frac{1}{2}$

Small correction:

- VLEN, size of the vectors in bits
- sew, Selected Element Width, size of the element of a vector in bits
- vlmax = (VLEN/sew)*lmul, the number of elements operated by the vector instruction
- vI ∈ [0; vImax-1]

Vector Register Group Multiplier: Imul

- RVV allows Imul $\in [\frac{1}{8}, \frac{1}{4}, \frac{1}{2}, 1, 2, 4, 8]$
- This creates the illusion of

E10

E12


E14

E11

E13

E15

- a "smaller" register bank with larger registers → when lmul > 1
- a "larger" register bank with smaller register → when lmul < 1



Take-home message

- RISC-V vector extension allows flexibility with size of the operands
 - This implies re-arrangements using an extra parameter "length multiplier" lmul
 - It adds flexibility and the illusion of having more/less registers
 - The full support of Imul requires both hardware and software support adding significant complexity to the development of the actual implementation

Take-home message

- RISC-V vector extension allows flexibility with size of the operands
 - This implies re-arrangements using an extra parameter "length multiplier" lmul
 - It adds flexibility and the illusion of having more/less registers
 - The full support of Imul requires both hardware and software support adding significant complexity to the development of the actual implementation

Thank the tech gods somebody took care of the compiler...


So we don't have to deal with all of this



Masked execution

- A mask vector is a vector of elements of 1 bit in a (regular) vector register (as if sew=1)
 - An element of the mask set to 0 disables the corresponding element in the vector operation
 - An element of the mask set to 1 enables the corresponding element in the vector operation
- The ISA provides several instructions that generate mask vectors
 - e.g., comparisons, OR-ing two masks, etc.
 - in mnemonics "m" is used to distinguish mask vectors from regular data vectors, marked with "v"
- Instructions can be masked using mask vectors
 - The mask vector of a masked instruction is always v0
- Unmasked instructions can be (conceptually) understood as having a mask of all ones.
 - They may not be equivalent performance-wise though

Masked execution example



Take-home message

- RISC-V vector extension improves flexibility allowing the use of masks
 - masks allows to filter elements in a vector operation
 - The full support of masks requires both hardware and software support adding significant complexity to the development of the actual implementation
 - Masks are often generated by conditionals inside loops
 - they introduce performance penalties, but maintain the code linear and clean

Thank the tech gods somebody took care of the compiler...

So we don't have to deal with all of this

