
Analyzing a complex application

Using the SDVs

Introduction

- This tutorial exemplifies how to use the SDV environment to vectorize and analyze applications for the EPAC chip.
- We will:
 - Run an application on RISC-V commercial boards
 - Vectorize the application and emulate it with RAVE
 - Analyze vectorization traces and optimize the application using common techniques:
 - Increase vectorization, Increase vector-length, guiding the compiler, ...
 - Execute it in an FPGA to get real timing measurements and execution traces


Vectorize



Analyze



Optimize



Before we start...

Key concepts definitions:


- Traces: Files that contain information about the execution of a program.
- **Extrae**: BSC's instrumentation and trace generation library
- **Instrument**: Manually add directives in your code to add extra information in the traces
- **Paraver**: BSC's Trace visualization tool
- **RAVE**: BSC's tracer plugin for QEMU vector emulations

Machines required to follow this tutorial:

- Laptop: Where we will run Paraver to analyze traces (https://tools.bsc.es/paraver)
- hca-server: Login node to the SDV cluster
 - **Arriesgado**: RISC-V Unmatched boards for compilation and native execution
 - **synth-hca:** x86 board for cross-compilation and QEMU emulation
 - fpga-sdv: FPGA's implementing the EPAC hardware

The Tutorial code

- Main function: Initialization of 2D arrays and a loop of 10 timesteps.
- Each timestep calls:
 - Step function: Works on three arrays, "Pressures", "Temperatures", and "Volumes"
 - ComputeDelta function : Computes convergence of result
- This application is not physically-meaningful but contains common operations:
 - Stencils, element-wise matrix operations, reductions, ...



Running on scalar commercial RISC-V boards

Vectorization and RAVE-emulation on x86 boards

Natively running vector code on the EPAC RTL (FPGA)

- Introduction to our HPC system.
- Ensure the application runs in RISC-V.
- Code instrumentation and code region study

1.1 Accessing the system

Log in into HCA and copy the Tutorial sources:

```
your-machine$ ssh user@ssh.hca.bsc.es
hca-server$ cp /home/ictp-mhpc25/wednesday_05/SDV_Tutorial.tar.gz .
```

- Then, uncompress them:

```
hca-server$ tar -xzvf SDV_Tutorial.tar.gz
```

From HCA, access the shared RISC-V Unmatched board node (Arriesgado-11)

```
hca-server$ ssh riscv
arriesgado-11$ cd SDV_Tutorial
```

1.2 Compiling and running the scalar code

We support two RISC-V Vector (RVV) specifications:

Spec	Runs in emulation (VEHAVE / RAVE)	Runs in hardware (FPGA)	Compiles C/C++	Compiles Fortran
RVV0.7	V	V	V	×
RVV1.0	V	TI.	V	V

- We will use RVV0.7 since the sources are in C and we will run in the FPGA.
- Load the compiler module:

arriesgado-11\$ module load llvm/EPI-0.7-development

1.2 Compiling and running the scalar code

Compile the scalar reference code (SDV_Tutorial/src/reference.c)

```
arriesgado-11$ make reference.x
```

And run it:

```
arriesgado-11$ ./reference.x

Res: 5620.0032

Res: 1966.3102

Res: 1311.9151

Res: 1039.8516

Res: 881.6927

Res: 785.5846

Res: 715.3618

Res: 666.9991


Res: 627.6045

Res: 598.7502

Microseconds per step: 10947.90
```

1.3 Instrumenting the code

- We will trace our code with RAVE (emulation) and EXTRAE (native execution).
- Both tracers generate tuples of (event, value) over time:



- We provide a library that unifies both APIs (sdv_tracing)
- **trace_init()** → To be called at the start of the application
- trace_name_event_and_values(event, event_name, nvalues, values[], values_names[]) \rightarrow
- $trace_event_and_value(x,y) \rightarrow Adds$ at the current timestamp an event=x with value=y
- **trace_enable()**→ Record events and trace after this function call
- **trace_disable()** → Ignore events and disable tracing after this function call

Creates an event and

names its values

1.3 Instrumenting the code

We use event=1000 as a convention to identify "Code Region":

```
#include "sdv tracing.h"
int main(){
 int event = 1000;
 int values[] = \{0,1,2\};
 const char * v_names[] = {"Other", "reg1", "reg2"};
 trace_name_event_and_values(event, "code_region",
                                3, values, v names):
 trace init();
 trace_disable();
  /*...
 non-important work
  ...*/
 trace enable();
 trace_event_and_value(1000, 1);
 1st region of interest
  ...*/
 trace_event_and_value(1000, 0);
 trace event_and value(1000, 2);
  /*...
 2nd region of interest
 trace event and value(1000, 0);
```

Disable and enable tracing to exclude regions

Begin a traced region with trace_event(1000, region_id) and end it with trace_event(1000,0)

File SDV_Tutorial/src/reference-i.c applies this instrumentation methodology to the tutorial code.

1.4 Running with Extrae

Compile the instrumented version:

```
arriesgado-11$ module load sdv_trace
arriesgado-11$ make reference-i.x
```

- Trace the binary with Extrae using the tools we provide (if the binary is run directly, no special behavior or overhead will be observed):

```
arriesgado-11$ trace_extrae_arriesgado ./reference-i.x
```

- Folder SDV_Tutorial/extrae_prv_traces contains the execution traces.
- You can copy them back to your computer and open them with <u>Paraver</u>:

```
your-machine$ rsync -a user@ssh.hca.bsc.es:~/SDV_Tutorial/extrae_prv_traces .
your-machine$ wxparaver ./extrae_prv_traces/arr-reference-i.x.prv
```


NOT NEEDED FOR THIS COURSE!


1.4 Running with Extrae


Download the Paraver workspaces we provide:

```
your-machine$ wget https://ssh.hca.bsc.es/epi/ftp/Tutorial/sdv_workspaces.tar.gz
your-machine$ tar -xzvf sdv_workspaces.tar.gz
```

And load them into Paraver








1.4 Running with Extrae

✓ Automatic Redra Force Redraw

Load the Hint Extrae→Phase: Time distribution



1.5 Running with PAPI

You can "avoid" getting Paraver traces, and generate PAPI reports:

```
arriesgado-11$ trace_papi_arriesgado ./reference-i.x
Pressures(1)
                PAPI TOT CYC
                                 5451970
Pressures(1)
                PAPI TOT INS
                                797249
Temperatures(2) PAPI TOT CYC
                                3307563
Temperatures(2) PAPI_TOT_INS
                                 1062611
Volumes(3)
                PAPI TOT CYC
                                 6096505
Volumes(3)
                PAPI TOT INS
                                 638417
Delta(4)
                PAPI TOT CYC
                                 1790694
                PAPI_TOT_INS
Delta(4)
                                428781
5620.0032
```

Running on scalar commercial RISC-V boards Vectorization and RAVE-emulation on x86 boards

Natively running vector code on the EPAC RTL (FPGA)

- Vectorize the application using the compiler capabilities
- Emulation and Tracing with RAVE
- Increasing and optimizing the vectorization

2.1 Compiler autovectorization

- BSC's LLVM compiler can autovectorize loops
- We recommend using these flags (scalar and vector):

```
-O3 -ffast-math -mepi -mllvm -combiner-store-merging=0 -Rpass=loop-vectorize -Rpass-analysis=loop-vectorize -mcpu=avispado -mllvm -vectorizer-use-vp-strided-load-store -mllvm -enable-mem-access-versioning=0 -mllvm -disable-loop-idiom-memcpy -fno-slp-vectorize
```

Compile the autovectorized code:

```
arriesgado-11$ make reference-vec.x
```

 If you run this binary natively on Arriesgado, the program will crash (as Unmatched does not support vector instructions):

```
arriesgado-11$ ./reference-vec.x
Illegal instruction (core dumped)
```

2.2 Running and tracing with RAVE

You can emulate the vectorized binary with RAVE on the synth-hca server

```
hca-server$ ssh synth-hca
synth-hca$ module load rave/EPI-0.7
synth-hca$ rave ./reference-vec.x
```

You can also generate instrumented RAVE traces of the emulation:

```
synth-hca$ module load sdv_trace
synth-hca$ trace_rave_0_7 ./reference-vec.x
```

This will leave traces in the folder: SDV Tutorial/rave prv traces

```
synth-hca$ ls rave_prv_traces/
rave-reference-vec.x.pcf
rave-reference-vec.x.prv
rave-reference-vec.x.row
```

And generate a report:

```
Region#38: Event 1000(code region), Val 2(Temperatures)
 Moved bytes (Total): 2054589
   Moved bytes (scalar): 6589 (0.32 %)
   Moved bytes (vector): 2048000 (99.68 %)
 tot instr: 210148
    scalar instr: 194148 (92.39 %)
    vsetvl instr: 1600 (0.76 %)
    vector instr: 14400 (6.85 %)
     SEW 64 vector instr: 14400 (100.00 %)
     avg VL: 32.00 elements
     Arith: 6400 (44.44 %)
        FP: 6400 (100.00 %)
     Mem: 8000 (55.56 %)
        unit: 8000 (100.00 %)
        strided: 0 (0.00 %)
        indexed: 0 (0.00 %)
     Mask: 0 (0.00 %)
     Other: 0 (0.00 %)
```

2.2 Running and tracing with RAVE

Copy the traces back to your machine and open them with Paraver:


```
your-machine$ rsync -a user@ssh.hca.bsc.es:~/SDV_Tutorial/rave_prv_traces .
your-machine$ wxparaver ./rave_prv_traces/rave-reference-vec.x.prv
```

Load the Hints RAVE→Phase and RAVE→Phase: Time distribution:



2.2 Running and tracing with RAVE

Load the Hint RAVE→Phase: Vector Mix per phase :



2.3 Increasing vectorization

 We can look at the compiler's warnings to find out why some phases are not vectorized:

- The Pressures phase cannot be vectorized due to the cbrt() function call.
- The Volumes phase has a problem with pointers and array bounds.
- For more information on compiler messages, refer to this FAQ

2.3 Increasing vectorization (Pressures)

We can separate vectorizatiable and non-vectorizable work into two loops:

```
trace event and value(1000,1);
for(int i=0; i<N; ++i){</pre>
  for(int j=0; j<M; ++j){</pre>
    double length = (volumes[i*M+j]>1.0) ? cbrt(volumes[i*M+j]) : 0.5;
    pressures[i*M+j] = length + (temperatures[i*M+j]-new_temperatures[i*M+j]);
trace_event_and_value(1000,1);
                                           This loop will not vectorize
for(int i=0; i<N; ++i){</pre>
  for(int j=0; j<M; ++j){ 4
    pressures[i*M+j] = (volumes[i*M+j]>1.0) ? cbrt(volumes[i*M+j]) : 0.5;
trace event and value(1000,5)
for(int i=0; i<N; ++i){</pre>
                                   This loop will vectorize
  for(int j=0; j<M; ++j){</pre>
    pressures[i*M+j] += (temperatures[i*M+j]-new_temperatures[i*M+j]);
                                       const char * v names[]={"Other", "Pressures cbrt", "Temperatures",
                                                                  "Volumes", "Delta", "Pressures vec"};
       Added a new region!
                                       int values[] = \{0,1,2,3,4,5\};
                                       trace name event and values(1000, "code region", 6, values, v names);
```

2.3 Increasing vectorization (Volumes)

- The compiler "cannot identify array bounds".
 - This means the compiler cannot assert the aliasing of the arrays/pointers.
 - It normally occurs with indirected accesses

```
volumes[i*M+j] = pressures[bounds[i*M+j]] * new_temperatures[i*M+j];
```

It can be solved using a #pragma or declaring your array pointers as restrict



2.3 Increasing vectorization (Temperatures)

- The compiler does complain, and the aren't weird accesses or function calls
- We can make the loop more compiler-friendly with these three tricks:
 - Change the induction variables type from int to long
 - Add the #pragma clang loop vectorize(assume_safety) on top of the vectorizable loop (or make pointers restrict)
 - Move constant loop bounds known at compile time to defines (e.g. Block sizes)

2.3 Increasing vectorization


Compile and trace the improved version SDV_Tutorial/src/increase-vec.c

```
synth-hca$ make increase-vec.x
synth-hca$ trace_rave_0_7 ./increase-vec.x
```

Copy the traces back to your machine and open them with Paraver:

```
your-machine$ rsync -a user@ssh.hca.bsc.es:~/SDV_Tutorial/rave_prv_traces .
your-machine$ wxparaver ./rave_prv_traces/rave-increase-vec.x.prv
```

Load the Hint RAVE→Phase: Vector Mix per phase :




Only the non-vectorizable

Pressures_cbrt phase does
not have vector instructions


Pressures_vec reports good vector metrics

Load the Hint RAVE→Phase: Avg VL per phase :




25

- The vector length is limited by the bounds of the inner-most loops.
- In this code, inner-most loops go from j=0 to j=M-1, with M=162
- With double-precision data (64 bits), EPAC's vectors support up to 256 elems.
 - The efficiency of the vector instructions grow with the vector length
- Solution: Increase inner-most loops bounds (collapsing loops)



- We apply collapsing to phases Pressures_vec, Volumes, Delta.
- Phase Temperatures presents a blocking structure.
 - Normally intended to improve cache usage or vectorization on smaller extensions.
- Cannot collapse loops because edge elements should not be accessed in the stencil.
- We can increase the inner-most block size (bx) to match the columns' width to increase the vector length:




Compile and trace the improved version SDV_Tutorial/src/increase-vl.c

```
synth-hca$ make increase-vl.x
synth-hca$ trace_rave_0_7 ./increase-vl.x
```

Copy the traces back to your machine and open them with Paraver:

```
your-machine$ rsync -a user@ssh.hca.bsc.es:~/SDV_Tutorial/rave_prv_traces .
your-machine$ wxparaver ./rave_prv_traces/rave-increase-vl.x.prv
```

Load the Hint RAVE→Phase: Avg VL per phase :




Average Vector Length closer to **2048** Bytes/Vector (maximum in EPAC)

Temperatures increased from **256** to **1280**

NOT NEEDED FOR THIS COURSE!

2.5 Avoid mixing datatypes

Load RAVE→Phase: Instruction type count per phase



2.5 Avoid mixing datatypes

Phase 3 uses an array of integers to index an array of doubles:

- We recommend parameterizing the datatypes, to experiment with different sizes:

 typedef double T_FP; //64b typedef long long T_INT; //64b
- Solution in SDV_Tutorial/src/flex-datatype.c. Compile it and trace it:


```
synth-hca$ make flex-datatype-i-vehave.x
synth-hca$ trace_vehave ./flex-datatype-i-vehave.x
```

Copy the traces back to your computer and open them in Paraver:

```
your-machine$ rsync -a user@ssh.hca.bsc.es:~/SDV_Tutorial/rave_prv_traces .
your-machine$ wxparaver ./rave_prv_traces/rave-flex-datatype.x.prv
```

2.5 Avoid mixing datatypes

Load the Hint RAVE→Phase: Instruction type count per phase





slide and **vw*** instructions no longer present on Volumes

vsetvli instructions reduced from 13k to 2k

Running on scalar commercial RISC-V boards Vectorization and RAVE-emulation on x86 boards

Natively running vector code on the EPAC RTL (FPGA)

- Get time measurements
- Generate Extrae traces
- Further optimize the performance

3.1 Sending jobs to the FPGA nodes

- You can send binaries to the FPGAs using the SLURM queue manager and the fpga_job jobscript.
- Use the run_all.sh script to run all versions and parse their outputs:

```
synth-hca$ module load sdv_trace #If not already loaded
synth-hca$ sbatch fpga_job ./run_all.sh
Submitted batch job 189294
```

You can query the state of an FPGA job using the squeue command:

```
synth-hca$ squeue
JOBID PARTITION NAME USER ST TIME NODES NODELIST(REASON)
189294 fpga-sdv fpga_job user R 0:21 1 pickle-1
```

Job is running

3.1 Sending jobs to the FPGA nodes

When the job finishes, you can read its output file:

```
synth-hca$ cat slurm-189294.out
**********
* x86 node: pickle-1
* SDV node: fpga-sdv-1
**********
bash: warning: setlocale: LC_ALL: cannot change locale (en_US.UTF-8)
/bin/bash: warning: setlocale: LC_ALL: cannot change locale (en_US.UTF-8)
version
              time per iteration
              133090.00
reference.x
                          1.86x speedup
reference-vec.x 71180.30
increase-vec.x 42096.10
increase-vl.x 32437.30
                         4.22x speedup
flex-datatype.x 31570.70
```

3.2 Getting Extrae traces in the FPGA nodes

- We recommend using Extrae to trace the binaries running in the FPGA, but there are other methods (like PAPI), described in <u>this guide</u>.
- Send an Extrae job to the FPGA using the trace_extrae_fpga script:


```
synth-hca$ sbatch fpga_job trace_extrae_fpga ./flex-datatype.x
```

When the job finishes, copy the traces back to your machine and open them in Paraver

```
your-machine$ rsync -a user@ssh.hca.bsc.es:~/SDV_Tutorial/extrae_prv_traces .
your-machine$ wxparaver ./extrae_prv_traces/fpga-flex-datatype.prv
```


3.2 Getting Extrae traces in the FPGA nodes

- The Paraver Hint **EXTRAE**→**General Vector Metrics** computes these vector metrics:



3.2 Getting Extrae traces in the FPGA nodes

Load the Hint EXTRAE→General Vector Metrics



3.3 Getting PAPI reports in the FPGA nodes

You can "avoid" paraver traces by getting PAPI reports in the FPGAs too:

```
arriesgado-11$ sbatch fpga_job trace_papi_fpga ./flex-datatype.x
```

And then read the SLURM job output:

```
arriesgado-11$ cat slurm-221457.out
Pressures cbrt(1) PAPI TOT CYC 4105231
Pressures cbrt(1) PAPI TOT INS 470316
Pressures cbrt(1)
                   VPU ACTIVE
Pressures cbrt(1)
                  VPU COMPLETED INST 0
Pressures vec(5)
                   PAPI TOT CYC 477821
                   PAPI TOT INS 3181
Pressures vec(5)
Pressures vec(5)
                   VPU ACTIVE 470165
Pressures vec(5)
                   VPU COMPLETED INST 1224
Temperatures(2)
                   PAPI TOT CYC 369542
Temperatures(2)
                   PAPI TOT INS 11400
                   VPU ACTIVE
Temperatures(2)
                                366538
Temperatures(2)
                   VPU COMPLETED INST 2880
Volumes(3) PAPI TOT CYC 1482269
Volumes(3) PAPI TOT INS 6123
(\ldots)
```

3.4 Bonus: Running on Pioneer / Bananapi

You can run in other machines without allocating them using srun:

```
arriesgado-11$ module load llvm/EPI-0.7-development
arriesgado-11$ make flex-datatype.x
arriesgado-11$ srun -p pioneer -t 00:05:00 ./flex-datatype.x
```

```
arriesgado-11$ module load llvm/EPI-development
arriesgado-11$ rm flex-datatype.x ; make flex-datatype.x
arriesgado-11$ srun -p bananaf3 -t 00:05:00 ./flex-datatype.x
```

Or you can allocate them, prepare jobscripts, ...

3.5 Using huge pages

- When a region with indexed/indirect access (like Volumes) has a large **VecCPI** it might be a TLB issue:
 - The vector elements might be accessing more pages than there are entries in the TLB.
- The solution is to let the OS use huge pages (2MB) instead of 4KB pages.
 - You can use the script in *huge_pages* to execute your binary with huge pages.
- You can send an Extrae job using huge pages like this:


```
synth-hca$ sbatch fpga_job huge_pages run_extrae_fpga ./flex-datatype.x
```

When the job finishes, copy the traces back to your machine and open them

```
your-machine$ rsync -a user@ssh.hca.bsc.es:~/SDV_Tutorial/extrae_prv_traces .
your-machine$ wxparaver ./extrae_prv_traces/flex-datatype.x-huge.prv
```


3.5 Using huge pages

Load the Hint EXTRAE→General Vector Metrics



Conclusions

Improvement across versions:



- Using the SDV methodology we achieved a 5x speedup on the application
- Most of the time is spent on non-vectorized code

%Time per Phase						
Pressures_cbrt	Temperatures	Volumes	Delta	Pressures_vec		
66.95 %	6.72 %	12.59 %	7.78 %	5.96 %		

Future improvements should focus on vectorizing Pressures_cbrt

Now it's your turn!

- We give you a "real HPC" code to study: The Conjugate Gradient
- You can find the source files in this path:

/home/ictp-mhpc25/wednesday_05/conjgrad/

- The conjugate gradient resolves a system of equations:
 - Ax = b \rightarrow Where A is a square matrix, and X and B vectors.
- It's an **iterative algorithm** that converges (ends when error < Tolerance).
- It's composed of a few algebra operations:
 - Dot product
 - Scale
 - Axpy
 - GeMV (general matrix-vector product)
- You can run it with three optional arguments: ./cg.x -m M -t T -q
 - M is the square size of the matrix (MxM), T the tolerance, and Q removes prints

Now it's your turn!

Example: /home/ictp-mhpc25/wednesday_05/SDV_Tutorial/src/reference-i.c

- You need to:
 - 1) Instrument the code (using "sdv_tracing.h" header!)
 - 2) Evaluate the vectorization (using RAVE)
 - 3) Modify the code:
 - a) Can you improve the vectorization?
 - b) Does it make sense to fuse functions together (e.g. Axpy and Scale)
 - c) Can you improve it with blocking? Intrinsics?
 - d) Is it faster to use "floats" or "doubles"?
 - 4) Evaluate it on various nodes:
 - a) Arriesgado (without vectors)
 - b) Pioneer (with short 0.7.1 vectors) → module load Ilvm/EPI-0.7-development
 - c) Bananapi (with short 1.0 vectors) → module load llvm/EPI-development
 - d) FPGA-SDV (with long 0.7.1 vectors) → module load llvm/EPI-0.7-development
- You will prepare a presentation for tomorrow with your findings!

Annex: Instruction latencies

- Rough estimates of vector instruction latencies at 256 DP elements per vector:

Function	Assembly	Latency (256 DP elem)
Division, Sqrt	vfdiv, vfsqrt	+2000 cycles
Gather/Scatter	vlxe, vsxe	[256 : 2000] cycles
Strided memory	vlse,vsse	[128 : 512] cycles
Unit-strided memory	vle, vse	[32 : 128] cycles
Widening/Narrowing	vnsrl, vwadd, vfwcvt,	[128 : 300] cycles
Slides	vslidedown, vslideup,	[100: 200] cycles
FP reductions	vfredsum, vfredmin,	160 cycles
Integer reductions	vredsum, vredand,	100 cycles
Arithmetic	vfadd,vsub,vfmadd,	35 cycles
Moves	vmv.v.x, vmv.v.v,	50 cycles