
## **Vectorization studies of scientific codes**

CFD code: Alya



## Vectorization of a real CFD code (Alya)

- Alya is a modular code → We study the module called "Nastin"
- "BLOCK\_SIZE"
  - Allocates data structures in a vector-friendly way
  - Values under study → [16, 64, 128, 240, 256, 512]




## Alya mini-app

- We worked on a mini-app that mimics the behaviour of the Assembly of Alya
- We divided the mini-app in "phases"
  - Mini-app phases are regions of codes with one or more loops
  - We are interested in loops because is where there is potential for vectorization
  - 8 phases identified: P1+P2+P3+P4+P5+P6+P7+P8 = mini-app
- We based our study and optimization on the autovectorization capabilities
  - No intrinsics 

    portability is preserved

## 1<sup>st</sup> step: Run on commercial RISC-V platforms (no vector)

- Phases taking longer (6,3,7,4) correspond to compute intensive regions
- Phases lasting less (5,2,8,1) are memory bound regions
- BLOCK\_SIZE parameter has almost no influence on the execution (5% coefficient of variation)






Commercial RISC-V platform (scalar CPU)


# 1<sup>st</sup> step: Enabling auto-vectorization

- Auto-vectorization results without touching any line of code
- BLOCK\_SIZE parameter strongly influences when executing with vectors



# 2<sup>nd</sup> step: Emulation supporting RVV (RAVE)





### Analysis of % of vector instructions:

- Higher BLOCK SIZE helps the compiler to insert more vector instructions
- Higher BLOCK SIZE reduces the total number of vector instructions
- 70% of vector instructions are memory type

0,00%

## 3<sup>rd</sup> step: Run on EPAC mapped into FPGA

	Phase							
BLOCK_SIZE	1	2	3	4	5	6	7	8
16	0,00%	0,00%	15,72%	0,00%	0,00%	7,66%	73,30%	0,00%
64	0,00%	0,00%	72,59%	76,62%	57,73%	86,85%	77,70%	0,00%
128	0,00%	0,00%	81,94%	79,36%	64,01%	88,96%	79,59%	0,00%
240	0,00%	0,00%	83,69%	83,08%	70,75%	90,61%	81,94%	0,00%
256	0,00%	0,00%	83,76%	83,03%	71,29%	90,26%	82,83%	0,00%
512	0,00%	0,00%	85,74%	87,59%	80,61%	91,14%	88,50%	0,00%

### Analysis of % of vector cycles:

- High vCPI → we are computing several elements per instruction (GOOD)
- AVL == BLOCK\_SIZE → the more elements we process per vector instruction, the less vector instructions we execute (GOOD)


vCPI	AVL	Number vector instructions
9.71	16	$14.3 \times 10^5$
23.39	64	$19.1 \times 10^5$
28.56	128	$9.6 \times 10^{5}$
41.19	240	$5.1 \times 10^{5}$
43.10	256	$4.7 \times 10^{5}$
45.30	256	$4.7 \times 10^{5}$
	9.71 23.39 28.56 41.19 43.10	9.71 16 23.39 64 28.56 128 41.19 240 43.10 256

vCPI, AVL and # vector instructions phase 6

## 3<sup>rd</sup> step: Run on EPAC mapped into FPGA

		Phase							
В	LOCK_SIZE	1	2	3	4	5	6	7	8
	16	0,00%	0,00%	15,72%	0,00%	0,00%	7,66%	73,30%	0,00%
	64	0,00%	0,00%	72,59%	76,62%	57,73%	86,85%	77,70%	0,00%
	128	0,00%	0,00%	81,94%	79,36%	64,01%	88,96%	79,59%	0,00%
	240	0,00%	0,00%	83,69%	83,08%	70,75%	90,61%	81,94%	0,00%
	256	0,00%	0,00%	83,76%	83,03%	71,29%	90,26%	82,83%	0,00%
	512	0,00%	0,00%	85,74%	87,59%	80,61%	91,14%	88,50%	0,00%

- Phases 1, 2 and 8 are not vectorized (pattern colored in plot)
- Next step: focus in vectorize phase 2
  - Costing 30% of time 1



### Example of optimization: phase 2 aka VEC2

#### **Problem**

Compiler unable to vectorize loop, not sure of VECTOR DIM value

```
subroutine nsi_miniapp(VECTOR_DIM, pnode, pgaus, list_elements)

loop not vectorized: unsafe dependent memory operations in loop.
```


#### **Solution**

We know VECTOR DIM value

```
integer(ip), parameter :: VECTOR_DIM = BLOCK_SIZE
```

## Optimization - VEC2

- Enabled vectorization in phase 2
  - Performance get worst instead of improving
  - AVL of vector instructions is low! 1.
    We are not taking advantage of the full-VL. Why?



### Optimization - VEC2+VL

#### **Problem**

- pnode comes from input, we do not know its value
- Experimentally found pnode << VECTOR\_DIM</li>

#### Solution


Swap induction variables

```
do ivect = 1,VECTOR_DIM
  do inode = 1,pnode
    !WORK
  end do
end do
```


```
do inode = 1,pnode 
  do ivect = 1,VECTOR_DIM 
   !WORK
  end do
end do
```

### Optimization VEC2+VL: results

- Improved AVL vectorization in phase 2
  - Vector instructions running with average vector length == BLOCK\_SIZE




### Alya preliminary results - VEC2+VL




### **Evaluation: RISC-V vector prototype**

- After a detailed study and manual optimizations, we achieve a peak of 7.6x speedup (VEC1)
- Code remains portable No intrinsics!



### Portability across other HPC platforms

- Optimizations portable to other architectures
  - "Traditional" cluster (Intel x86)
  - Long-vector architecture (NEC SX-Aurora)



### Take home message

- We leveraged the EPI Software Development Vehicles (SDVs) to study and improve vectorization of a complex CFD code (Alya) written in Fortran
- Vectorization techniques improve performance on EPAC VEC and are portable
- Similar studies are on going for several scientific codes part of EU CoEs







