


Verilog

VERILOG: it's a programming language based on C that allows us to design, simulate and synthesize just about any digital circuit.

- **Module:** it is the basic unit of design and programming in Verilog that contains declarations and statements. A Verilog module may correspond to a piece of hardware. The declarations describes the names and types of the module's inputs and outputs as well as signals, constants and functions. The statements specify the operation of the module's outputs and internal signals. Modules, much like functions, can instantiate each other, or in other words, they can call on each other. Values can be passed to other modules as long as if using declared input and output signals.



The module below start with a declaration that begins with the keyword "module" followed by its name and key words for its inputs and outputs.

Program 5-1 Verilog model for an "inhibit" gate.

```
module VrInhibit( X, Y, Z ); // also known as 'BUT-NOT'
  input X, Y;                // as in 'X but not Y'
  output Z;                  // (see [Klir, 1972])
  assign Z = X & ~Y;
endmodule
```

Input: the signal is an input to the module.	Output: the signal is an output of the module.	Inout: the signal can be used as a model input or output																		
Multibit vector: signals can be declared using a range specification as in [msb : lsb] in ascending or descending order, such that [0 : 7] represents 8 bits.	<table><tr><th>Operator</th><th>Operation</th></tr><tr><td>&</td><td>AND</td></tr><tr><td> </td><td>OR</td></tr><tr><td>^</td><td>Exclusive OR (XOR)</td></tr><tr><td>^^, ^^</td><td>Exclusive NOR (XNOR)</td></tr><tr><td>~</td><td>NOT</td></tr></table>	Operator	Operation	&	AND		OR	^	Exclusive OR (XOR)	^^, ^^	Exclusive NOR (XNOR)	~	NOT	Nets: correspond to a wire in a physical unit. Verilog as many kinds of nets, the default net type is wire , unless otherwise declared differently.						
Operator	Operation																			
&	AND																			
	OR																			
^	Exclusive OR (XOR)																			
^^, ^^	Exclusive NOR (XNOR)																			
~	NOT																			
Reg and integers: a reg is a single bit or a vector of bits and takes values of 0 , 1 , x or z . An integer is a signed number of 32 bits or more. x is an unknown and z is high-impedence.	Variables: unlike nets, variables can only be changed within a module and not from the outside. Also, inputs and inouts cannot have variables, but output ports can.	Literals: as seen in the table below, the syntax of b stands for binary, o for octal, h for hexadecimal and d for decimal. Unsized literals default to 32 bits. A question mark ? stands for z .																		
Parameters: much like in C, we can declare values to variables the same way in Verilog. Such that a = 8 assing the value of 8 to the variable a .	Vector declarations: just like seen above, we have msb and lsb in the brackets. Logical elements can also be used in vectors as { 4'b0011 & 4'b0101s } is 4'b0001 . Vectors of different sizes can be combined and the shorter one will be padded to the left, as in 2'b11 & 4'b1101 becomes 4'b0011 & 4'b1101 and results in	<table><tr><th>Literal</th><th>Meaning</th></tr><tr><td>1'b0</td><td>A single 0 bit</td></tr><tr><td>1'b1</td><td>A single 1 bit</td></tr><tr><td>1'bx</td><td>A single unknown bit</td></tr><tr><td>8'b00000000</td><td>An 8-bit vector of all 0 bits</td></tr><tr><td>8'h07</td><td>An 8-bit vector of five 0 and three 1 bits</td></tr><tr><td>8'b111</td><td>The same 8-bit vector (0-padded on left)</td></tr><tr><td>16'hF00D</td><td>A 16-bit vector that makes me hungry</td></tr><tr><td>16'd61453</td><td>The same 16-bit vector, with less hunger</td></tr></table>	Literal	Meaning	1'b0	A single 0 bit	1'b1	A single 1 bit	1'bx	A single unknown bit	8'b00000000	An 8-bit vector of all 0 bits	8'h07	An 8-bit vector of five 0 and three 1 bits	8'b111	The same 8-bit vector (0-padded on left)	16'hF00D	A 16-bit vector that makes me hungry	16'd61453	The same 16-bit vector, with less hunger
Literal	Meaning																			
1'b0	A single 0 bit																			
1'b1	A single 1 bit																			
1'bx	A single unknown bit																			
8'b00000000	An 8-bit vector of all 0 bits																			
8'h07	An 8-bit vector of five 0 and three 1 bits																			
8'b111	The same 8-bit vector (0-padded on left)																			
16'hF00D	A 16-bit vector that makes me hungry																			
16'd61453	The same 16-bit vector, with less hunger																			

to define values.

4'b0001. As for literas **8'bx** is an 8-bit vector of all x's, and **b'8z00** is equivalent to **8'zzzzzz00**.

```
reg [7:0] byte1, byte2, byte3;
reg [15:0] word1, word2;
reg [1:16] Zbus;
```

2'b1011 Tricky or an error, leftmost "10" ignored
4'b1?zz A 4-bit vector with three high-Z bits
8'b01x11xx0 An 8-bit vector with some unknown bits

Operator	Operation
----------	-----------

+	Addition
-	Subtraction
*	Multiplication
/	Division
%	Modulus (remainder)
**	Exponentiation
<<	(Logical) shift left
>>	(Logical) shift right
<<<	Arithmetic shift left
>>>	Arithmetic shift right

Signed operations and shifts: a sum of **4'sb1101 + 1'b1** would result in 14 (13 + 1) because **1'b1** is unsigned. A **logical shift** also does not work with signed values and **arithmetic shifts** need to be used instead.

A **shift** operation simply shift the bits to the left or right and pads the space with 0's. For instance **8'b11010011 << 3** becomes **8'b10011000**. **\$signed()** and **\$unsigned()** functions can be used to convert between each other.

Arrays: function in the same way as in C where the store a set of variable of one type, except that here we have to specify the range. A **[msb : lsb]** identifier **[start : end]** implies the it is an array that stores **[start : end]** number of elements of size **[msb : lsb]**.

```
reg identifier [start:end];
reg [msb:lsb] identifier [start:end];
integer identifier [start:end];
wire identifier [start:end];
wire [msb:lsb] identifier [start:end];
```

Logical operations: 0 is always false and, unknowns **x**, **z** and any other value is considered true.

For unsigned values, if a number is shorter than the other, it is padded to the left with zeroes. For signed values, the left most bit is replicated before the comparison.

===	case equality
!==	case inequality

Operator	Operation
----------	-----------

&&	logical AND
	logical OR
!	logical NOT
==	logical equality
!=	logical inequality
>	greater than
>=	greater than or equal
<	less than
<=	less than or equal

?: conditional operator: as seen below, we have a logical expression, if it is true the first value is selected, if not, the second value is selected.

```
logical-expression ? true-expression : false-expression
X ? Y : Z
(A>B) ? A : B;
(sel==1) ? op1 : (
  (sel==2) ? op2 : (
    (sel==3) ? op3 : (
      (sel==4) ? op4 : 8'bx )))
```

Gate types: *and*, *or*, *xor* and their complements can have any number of inputs, **not** is an inverter and **buf** is a 1-input non-inverting buffer. The other 4 gates are also 1-input buffers and inverters that output its value if the inputted value is the same, otherwise they output a z.

and	xor	bufif0
nand	xnor	bufif1
or	buf	notif0
nor	not	notif1

Procedural statements and always blocks: procedural statements means that in Verilog all statements run concurrently like in real hardware. With an **always** block, whatever is within the block will run sequentially like in other programming languages. It is important to note, however, that an **always** block will run concurrently with other statements. The **(*)** notation is shorthand for "every signal that may change as a result" and is up to the compiler to decide what signals should be in there.

The last form of the statement seen to the right loops forever and is useful for test benches where we can generate a repetitive signal, like a clock.

An always block will only execute when one or more of the values on its sensitivity list changes.

A **reg** variable may only be used inside an **always block**.

Always blocks naming:

```
always @ (signal-name, signal-name, ... , signal-name)
  procedural-statement
always @ ( * ) procedural-statement
always @ (posedge signal-name) procedural-statement
always @ (negedge signal-name) procedural-statement
always procedural-statement
```

Assign: can be used to assign values to a variable, or for instance, use it to write a

Blocking and nonblocking: blocking (=) assigns a value to the left side variable

Begin-end blocks: are other kinds of blocks where the code runs sequentially

<p>logic equation directly instead of the gates and their connections.</p> <pre> assign net-name = expression; assign net-name[bit-index] = expression; assign net-name[msb:lsb] = expression; assign net-concatenation = expression; </pre>	<p>immediately. On the other hand, nonblocking (\leq) will assign the value in an infinitesimal amount of time after its execution, and for instance, will allow a always block to run its course before assigning the value to the variable.</p>	<p>and where we can define our own variables for instance.</p>
<pre> begin procedural-statement ... procedural-statement end begin : block-name variable declarations parameter declarations procedural-statement ... procedural-statement end </pre>	<pre> repeat (integer-expression) procedural-statement while (logical-expression) procedural-statement forever procedural-statement </pre>	<p>Functions and tasks: they contain only one procedural statement and work similarly to functions in C. The difference between functions and tasks is that tasks do not return a value.</p> <pre> function result-type function-name ; input declarations variable declarations parameter declarations procedural-statement endfunction </pre>
<p>\$display and \$write: they are like the <i>printf</i> function in C, the difference between <i>\$display</i> and <i>\$write</i> is that <i>\$write</i> does not append a new line at the end.</p> <p>\$monitor: it simply monitors a variable throughout the code, but only one <i>\$monitor</i> can be active at the same time. It can be turned on and off with <i>\$monitoron</i> and <i>\$monitoroff</i></p>	<p>\$flush: show the last of the results before the simulation terminates. Useful in test benches.</p> <p>\$time: returns the simulated time of a module.</p> <p>\$stop: suspends the simulation. If <i>\$stop(1)</i> is used, it returns the simulated time as well.</p>	<p>Test benches: the entity being tested is normally called the <i>UUT</i>.</p> <p>Cases: are another way to write code where we list all the cases for which the function is true. It is easier to uses cases than many <i>if</i> statements.</p>