
Verilog

VERILOG: it's a programming language based on C that allows us to design, simulate and synthesize just about any digital circuit.

• Module: it is the basic unit of design and programming in Verilog that contains declarations and statements. A Verilog module may correspond to a piece of hardware. The declarations describes the names and types of the module's inputs and outputs as well as signals, constants and functions. The statements specify the operation of the module's outputs and internal signals.

Modules, much like functions, can instantiate each other, or in other words, they can call on each other. Values can be passed to other modules as long as if using declared input and output signals.



The module below start with a declaration that begins with the keyword "module" followed by its name and key words for its inputs and outputs.

Program 5-1 Verilog model for an "inhibit" gate.

```
module VrInhibit( X, Y, Z ); // also known as 'BUT-NOT'
  input X, Y;
                             // as in 'X but not Y'
  output Z;
                             // (see [Klir, 1972])
 assign Z = X & ~Y;
endmodule
```

	Operator	Operation		
Multibit vector: signals can be declared using a range specification as in [msb : lsb] in ascending or descending order, such that [0 : 7] represents 8 bits.	& 	AND OR Exclusive OR (XOR) Exclusive NOR (XNOR) NOT	<mark>unit</mark> . Verilog	spond to a <i>wire</i> in a physical g as many kinds of nets, the type is <i>wire</i> , unless otherwise ferently.
Reg and integers: a reg is a single bit or a vector of bits and takes values of $0, 1, x$ or z . An $integer$ is a signed number of 32 bits or more. x is an unknown and z is high-impedence.	changed within	e nets, variables can only be a module and not from the puts and inouts cannot have utput ports can.	syntax of b s for hexadec Unsized lite	seen in the table below, the stands for binary, o for octal, h simal and d for decimal. rals default to 32 bits. A ark? stands for z .
Parameters: much like in C, we can declare values to variables the same way in Verilog. Such that $a=8$ assing the value of 8 to the variable a .	we have msb as Logical elements as $\{4'b0011\ \&^2\}$	ions: just like seen above, and lsb in the brackets. s can also be used in vectors $a'b0101s$ is $a'b0001$.	1'b0 1'b1 1'bx 8'b00000000 8'h07	Meaning A single 0 bit A single 1 bit A single unknown bit An 8-bit vector of all 0 bits An 8-bit vector of five 0 and three 1 bits

and the shorter one will be padded to the

left, as in **2**′*b***11** & **4**′*b***1101** becomes

4'b0011 & 4'b1101 and results in

8'b111

16'hF00D

16'd61453

The same 8-bit vector (0-padded on left)

The same 16-bit vector, with less hunger

A 16-bit vector that makes me hungry

Compiler directives: a `include filename

program. A `define identifier text is used

includes a file as if it is a part of the

2'b1011 Tricky or an error, leftmost "10" ignored 4'b0001. As for literas 8'bx is an 8-bit to define values. 4'b1?zz A 4-bit vector with three high-Z bits vector of all x's, and b'8z00 is equivalent to 8'b01x11xx0 An 8-bit vector with some unknown bits 8'zzzzzz00. reg [7:0] byte1, byte2, byte3; reg [15:0] word1, word2; reg [1:16] Zbus; Operator Signed operations and shifts: a sum of Arrays: function in the same way as in C Operation 4'sb1101 + 1'b1 would result in 14 (13 + where the store a set of variable of one + Addition 1) because 1'b1 is unsigned. A type, except that here we have to specify Subtraction logical shift also does not work with the range. A [msb:Multiplication signed values and arithmetic shifts *lsb*] *identifier* [*start* : *end*] implies Division need to be used instead. the it is an array that stores [start : end] A **shift** operation simply shift the bits to number of elements of size [msb: lsb]. % Modulus (remainder) the left or right and pads the space with 0's. ** Exponentiation reg identifier [start:end]; For instance $8'b11010011 \ll 3$ becomes (Logical) shift left << reg [msb:lsb] identifier [start:end]; 8'b10011000. $\$signed(\square)$ and (Logical) shift right integer identifier [start:end]; >> $\$unsigned(\square)$ functions can be used to wire identifier [start:end]; Arithmetic shift left <<< convert between each other. wire [msb:lsb] identifier [start:end]; Arithmetic shift right >>> Operation **Logical operations: 0** is always false and, Operator ?: conditional operator: as seen below, unknowns x, z and any other value is we have a logical expression, if it is true && logical AND considered true. the first value is selected, if not, the | |logical OR For unsigned values, if a number is second value is selected. logical NOT 1 shorter than the other, it is padded to the logical equality logical-expression ? true-expression : false-expression left with zeroes. For signed values, the left most bit is replicated before the X ? Y : Zlogical inequality != (A>B) ? A : B; comparison. > greater than (sel==1) ? op1 : ((sel==2) ? op2 : (>= greater than or equal case equality === (sel==3) ? op3 : (< less than (sel==4) ? op4 : 8'bx))) case inequality !== <= less than or equal Gate types: and, or, xor and their Procedural statements and always blocks: Always blocks naming: always @ (signal-name, signal-name, ..., signal-name) complements can have any number of procedural statements means that in Verilog procedural-statement inputs, **not** is an inverter and **buf** is a 1all statements run concurrently like in real always @ (*) procedural-statement input non-inverting buffer. The other 4 hardware. With an always block, whatever always @ (posedge signal-name) procedural-statement always @ (negedge signal-name) procedural-statement gates are also 1-input buffers and inverters is within the block will run sequentially like always procedural-statement that output its value if the inputed value is in other programming languages. It is the same, otherwise they output a z. important to note, however, that an bufif0 and xor always block will run concurrently with bufif1 nand xnor other statements. The (*) notation is shorthand for "every signal that may change notif0 or buf as a result" and is up to the compiler to nor not notif1 decide what signlas sohuld be in there. The last form of the statement seen to the right loops forever and is useful for test benches where we can generate a repetitive signal, like a clock. An always block will only execute when one or more of the values on its sensitivity list changes. A reg variable may only be used inside an always block. Assign: can be used to assign values to a **Blocking and nonblocking:** blocking (=) Begin-end blocks: are other kinds of variable, or for instance, use it to write a assigns a value to the left side variable blocks where the code runs sequentially

<pre>logic equation directly instead of the gates and their connections. assign net-name = expression; assign net-name[bit-index] = expression; assign net-name[msb:lsb] = expression; assign net-concatenation = expression;</pre>	immediately. On the other hand, nonblocking (<=)will assign the value in an infinitesimal amount of time after its execution, and for instance, will allow a an always block to run its course before assigning the value to the variable.	and where we can define our own variables for instance.
begin procedural-statement procedural-statement end begin: block-name variable declarations parameter declarations procedural-statement procedural-statement end	repeat (integer-expression) procedural-statement while (logical-expression) procedural-statement forever procedural-statement	Functions and tasks: they contain only one procedural statement and work similarly to functions in C. The difference between functions and tasks is that tasks do not return a value. function result-type function-name; input declarations variable declarations parameter declarations procedural-statement endfunction
\$display and \$write: they are like the printf function in C, the difference between \$display and \$write is that \$write does not append a new line at the end. \$monitor: it simply monitors a variable throughout the code, but only one \$monitor can be active at the same time. It can be turned on and off with \$monitoron and \$monitorof f	\$fflush: show the last of the results before the simulation terminates. Useful in test benches. \$time: returns the simulated time of a module. \$stop: suspends the simulation. If \$stop(1) is used, it returns the simulated time as well.	Test benches: the entity being tested is normally called the <i>UUT</i> . Cases: are another way to write code where we list all the cases for which the function is true. It is easier to uses cases than many <i>if</i> statements.