


MIPS reference card

				registers													
add	rd, rs, rt	Add	rd = rs + rt	R 0 / 20	\$0	\$zero											
sub	rd, rs, rt	Subtract	rd = rs - rt	R 0 / 22	\$1	\$at											
addi	rt, rs, imm	Add Imm.	rt = rs + imm _±	I 8	\$2—\$3	\$v0—\$v1											
addu	rd, rs, rt	Add Unsigned	rd = rs + rt	R 0 / 21	\$4—\$7	\$a0—\$a3											
subu	rd, rs, rt	Subtract Unsigned	rd = rs - rt	R 0 / 23	\$8—\$15	\$t0—\$t7											
addiu	rt, rs, imm	Add Imm. Unsigned	rt = rs + imm _±	I 9	\$16—\$23	\$s0—\$s7											
mult	rs, rt	Multiply	{hi, lo} = rs * rt	R 0 / 18	\$24—\$25	\$t8—\$t9											
div	rs, rt	Divide	lo = rs / rt; hi = rs % rt	R 0 / 1a	\$26—\$27	\$k0—\$k1											
multu	rs, rt	Multiply Unsigned	{hi, lo} = rs * rt	R 0 / 19	\$28	\$gp											
divu	rs, rt	Divide Unsigned	lo = rs / rt; hi = rs % rt	R 0 / 1b	\$29	\$sp											
mfhi	rd	Move From Hi	rd = hi	R 0 / 10	\$30	\$fp											
mflo	rd	Move From Lo	rd = lo	R 0 / 12	\$31	\$ra											
and	rd, rs, rt	And	rd = rs & rt	R 0 / 24	hi	—											
or	rd, rs, rt	Or	rd = rs rt	R 0 / 25	lo	—											
nor	rd, rs, rt	Nor	rd = ~(rs rt)	R 0 / 27	PC	—											
xor	rd, rs, rt	eXclusive Or	rd = rs ^ rt	R 0 / 26	co \$13	c0_cause											
andi	rt, rs, imm	And Imm.	rt = rs & imm ₀	I c	co \$14	c0_epc											
ori	rt, rs, imm	Or Imm.	rt = rs imm ₀	I d													
xori	rt, rs, imm	eXclusive Or Imm.	rt = rs ^ imm ₀	I e													
sll	rd, rt, sh	Shift Left Logical	rd = rt << sh	R 0 / 0	syscall codes for MARS/SPIM												
srl	rd, rt, sh	Shift Right Logical	rd = rt >>> sh	R 0 / 2	1	print integer											
sra	rd, rt, sh	Shift Right Arithmetic	rd = rt >> sh	R 0 / 3	2	print float											
sllv	rd, rt, rs	Shift Left Logical Variable	rd = rt << rs	R 0 / 4	3	print double											
srlv	rd, rt, rs	Shift Right Logical Variable	rd = rt >>> rs	R 0 / 6	4	print string											
srav	rd, rt, rs	Shift Right Arithmetic Variable	rd = rt >> rs	R 0 / 7	5	read integer											
slt	rd, rs, rt	Set if Less Than	rd = rs < rt ? 1 : 0	R 0 / 2a	6	read float											
sltu	rd, rs, rt	Set if Less Than Unsigned	rd = rs < rt ? 1 : 0	R 0 / 2b	7	read double											
slti	rt, rs, imm	Set if Less Than Imm.	rt = rs < imm _± ? 1 : 0	I a	8	read string											
sltiu	rt, rs, imm	Set if Less Than Imm. Unsigned	rt = rs < imm _± ? 1 : 0	I b	9	sbrk/alloc. mem.											
j	addr	Jump	PC = PC&0xF0000000 (addr ₀ << 2)	J 2	10	exit											
jal	addr	Jump And Link	\$ra = PC + 8; PC = PC&0xF0000000 (addr ₀ << 2)	J 3	11	print character											
jr	rs	Jump Register	PC = rs	R 0 / 8	12	read character											
jalr	rs	Jump And Link Register	\$ra = PC + 8; PC = rs	R 0 / 9	13	open file											
beq	rt, rs, imm	Branch if Equal	if (rs == rt) PC += 4 + (imm _± << 2)	I 4	14	read file											
bne	rt, rs, imm	Branch if Not Equal	if (rs != rt) PC += 4 + (imm _± << 2)	I 5	15	write to file											
syscall		System Call	c0_cause = 8 << 2; c0_epc = PC; PC = 0x80000080	R 0 / c	16	close file											
lui	rt, imm	Load Upper Imm.	rt = imm << 16	I f	exception causes												
lb	rt, imm(rs)	Load Byte	rt = SignExt(M ₁ [rs + imm _±])	I 20	0	interrupt											
lbu	rt, imm(rs)	Load Byte Unsigned	rt = M ₁ [rs + imm _±] & 0xFF	I 24	1	TLB protection											
lh	rt, imm(rs)	Load Half	rt = SignExt(M ₂ [rs + imm _±])	I 21	2	TLB miss L/F											
lhu	rt, imm(rs)	Load Half Unsigned	rt = M ₂ [rs + imm _±] & 0xFFFF	I 25	3	TLB miss S											
lw	rt, imm(rs)	Load Word	rt = M ₄ [rs + imm _±]	I 23	4	bad address L/F											
sb	rt, imm(rs)	Store Byte	M ₁ [rs + imm _±] = rt	I 28	5	bad address S											
sh	rt, imm(rs)	Store Half	M ₂ [rs + imm _±] = rt	I 29	6	bus error F											
sw	rt, imm(rs)	Store Word	M ₄ [rs + imm _±] = rt	I 2b	7	bus error L/S											
ll	rt, imm(rs)	Load Linked	rt = M ₄ [rs + imm _±]	I 30	8	syscall											
sc	rt, imm(rs)	Store Conditional	M ₄ [rs + imm _±] = rt; rt = atomic ? 1 : 0	I 38	9	break											
pseudo-instructions					a	reserved instr.											
bge	rx, ry, imm	Branch if Greater or Equal	R <table><tr><td>6 bits</td><td>5 bits</td><td>5 bits</td><td>5 bits</td><td>5 bits</td><td>6 bits</td></tr><tr><td>op</td><td>rs</td><td>rt</td><td>rd</td><td>sh</td><td>func</td></tr></table>	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	op	rs	rt	rd	sh	func	b	coproc. unusable
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits												
op	rs	rt	rd	sh	func												
bgt	rx, ry, imm	Branch if Greater Than				c	arith. overflow										
ble	rx, ry, imm	Branch if Less or Equal	I <table><tr><td>6 bits</td><td>5 bits</td><td>5 bits</td><td>16 bits</td></tr><tr><td>op</td><td>rs</td><td>rt</td><td>imm</td></tr></table>	6 bits	5 bits	5 bits	16 bits	op	rs	rt	imm						
6 bits	5 bits	5 bits	16 bits														
op	rs	rt	imm														
blt	rx, ry, imm	Branch if Less Than															
la	rx, label	Load Address	J <table><tr><td>6 bits</td><td>26 bits</td></tr><tr><td>op</td><td>addr</td></tr></table>	6 bits	26 bits	op	addr			F:	fetch instr.						
6 bits	26 bits																
op	addr																
li	rx, imm	Load Immediate				L:	load data										
move	rx, ry	Move register				S:	store data										
nop		No Operation															

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

MEMORY ALLOCATION



STACK FRAME

