Everything You Always Wanted to Know About Synchronization but Were Afraid to Ask

Tudor David, Rachid Guerraoui, Vasileios Trigonakis École Polytechnique Fédérale de Lausanne (EPFL), Switzerland {tudor.david, rachid.guerraoui, vasileios.trigonakis}@epfl.ch

The problem

- The designer of a concurrent system still has little indication of:
 - a priori, of whether a given synchronization scheme will scale on a given modern manycore architecture
 - a posteriori, about exactly why a given scheme did, or did not, scale.

The Analysis

depth	breadth
concurrent software hash table, Memcached, STM	single-socket uniform (Sun Niagara 2)
primitives locks, message passing	non-uniform (Tilera TILE-Gx36)
atomic operations CAS, FAI, TAS, SWAP	multi-socket
cache coherence loads, stores	directory-based (AMD Opteron) broadcast-based (Intel Xeon)

"The paper presents the most exhaustive study of synchronization on many-cores"

- Hardware-based synchronization
- Software-based synchronization

- Hardware-based synchronization
 - Cache-coherence is the most used protocol to maintain consistency data on the cache memory
 - It implements the read and write operations on cache
 - Most processors use the MESI cache coherence protocol
 - Modified, Exclusive, Shared, Invalid

- Hardware-based synchronization
 - Cache-coherence is the most used protocol to maintain consistency data on the cache memory
 - It implements the read and write operations on cache
 - Most processors use the MESI cache coherence protocol
 - Modified, Exclusive, Shared, Invalid
 - The data are stale in the memory and no other cache has a copy of this line

- Hardware-based synchronization
 - Cache-coherence is the most used protocol to maintain consistency data on the cache memory
 - It implements the read and write operations on cache
 - Most processors use the MESI cache coherence protocol
 - Modified, Exclusive, Shared, Invalid
 - The data are up-to-date in the memory and no other cache has a copy of this line

- Hardware-based synchronization
 - Cache-coherence is the most used protocol to maintain consistency data on the cache memory
 - It implements the read and write operations on cache
 - Most processors use the MESI cache coherence protocol
 - Modified, Exclusive, Shared, Invalid
 - The data are up-to-date in the memory and other caches might have copies of the line

- Hardware-based synchronization
 - Cache-coherence is the most used protocol to maintain consistency data on the cache memory
 - It implements the read and write operations on cache
 - Most processors use the MESI cache coherence protocol
 - Modified, Exclusive, Shared, Invalid
 - The data are invalid

- Software-based synchronization
 - The most popular technique are locks
 - Locks can be implemented as spinlocks, queue locks, hierarchical locks, suspended locks, among others.

- Software-based synchronization
 - The most popular technique are locks
 - Locks can be implemented as spinlocks, queue locks, hierarchical locks, suspended locks, among others.
 - Message passing emerge as an alternative to locks

Platforms

Multi-socket

Single-socket

	*	,	*			
Name	Opteron	Xeon	Niagara	Tilera		
System	AMD Magny Cours	Intel Westmere-EX	SUN SPARC-T5120	Tilera TILE-Gx36		
Processors	4× AMD Opteron 6172	8× Intel Xeon E7-8867L	SUN UltraSPARC-T2	TILE-Gx CPU		
# Cores	48	80 (no hyper-threading)	8 (64 hardware threads)	36		
Core clock	2.1 GHz	2.13 GHz	1.2 GHz	1.2 GHz		
L1 Cache	64/64 KiB I/D	32/32 KiB I/D	16/8 KiB I/D	32/32 KiB I/D		
L2 Cache	512 KiB	256 KiB		256 KiB		
Last-level Cache	2×6 MiB (shared per die)	30 MiB (shared)	4 MiB (shared)	9 MiB Distributed		
Interconnect	6.4 GT/s HyperTransport	6.4 GT/s QuickPath	Niagara2 Crossbar	Tilera iMesh		
	(HT) 3.0	Interconnect (QPI)				
Memory	128 GiB DDR3-1333	192 GiB Sync DDR3-1067	32 GiB FB-DIMM-400	16 GiB DDR3-800		
#Channels / #Nodes	4 per socket / 8	4 per socket / 8	8/1	4/2		
OS	Ubuntu 12.04.2 / 3.4.2	Red Hat EL 6.3 / 2.6.32	Solaris 10 u7	Tilera EL 6.3 / 2.6.40		

Table 1: The hardware and the OS characteristics of the target platforms.

- Libraries
- Microbenchmarks
- Concurrent Software

Libraries

- libslock: the implementation of 9 widely used locks and interfaces for atomic operations
- libsmp: the implementation of message passing technique

- Microbenchmarks
 - ccbench: tool for measuring the cost of operations on a cache line.
 - stress tests: tests for the primitives in libslock and libsmp

- Concurrent Software
 - Hash Table (ssht): an efficient implementation of a hash table with put, get and remove operations.
 - Transactional Memory (TM2C): is a transactional memory system for many-cores

Results

- Hardware-Level Analysis
- Software-Level Analysis

System		Opter	ron			Xeon		Niag	gara	T	ilera
Hops	same	same	one	two	same	one	two	same	other	one	max
State	die	MCM	hop	hops	die	hop	hops	core	core	hop	hops
	•						loa	ds			
Modified	81	161	172	252	109	289	400	3	24	45	65
Owned	83	163	175	254	-	-	-	-	-	-	-
Exclusive	83	163	175	253	92	273	383	3	24	45	65
Shared	83	164	176	254	44	223	334	3	24	45	65
Invalid	136	237	247	327	355	492	601	176	176	118	162
							stor	es			
Modified	83	172	191	273	115	320	431	24	24	57	77
Owned	244	255	286	291	-	-	-	-	-	-	-
Exclusive	83	171	191	271	115	315	425	24	24	57	77
Shared	246	255	286	296	116	318	428	24	24	86	106
			a	tomic o	peratio	ns: C	AS (C),	FAI (F), TAS (T	r), SWAP (S)		
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

Access to an invalid line are access to the main memory

Γ	ïlera												
gara T													
one	max												
hop	hops												
Modified 81 161 172 252 109 289 400 3 24 45 65 Owned 83 163 175 254 -													
-	-												
45	65												
45	65												
118	162												
57	77												
-	-												
57	77												
86	106												
C/F/T/S	C/F/T/S												
77/51/70/63	98/71/89/84												
124/82/121/95	142/102/141/115												
	45 45 45 45 118 57 - 57 86 C/F/T/S 77/51/70/63												

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

A load has basically the same latency regardless of the previous state of the line.

System		Opte	ron			Xeon		Niag	gara	T	ilera
Hops	same	same	one	two	same	one	0	same	other	one	max
State	die	MCM	hop	hops	die .		nops	core	core	hop	hops
					•		loa	ds			
Modified	81	161	172	252	109	289	400	3	24	45	65
Owned	83	163	175	254	-	-	-	-	-	-	-
Exclusive	83	163	175	253	92	273	383	3	24	45	65
Shared	83	164	176	254	44	223	334	3	24	45	65
Invalid	136	237	247	327	355	492	601	176	176	118	162
							stor				
Modified	83	172	191	273	115	320	431	24	24	57	77
Owned	244	255	286	291	-	-	-	-	-	-	-
Exclusive	83	171	191	271	115	315	425	24	24	57	77
Shared	246	255	286	296	116	318	428	24	24	86	106
				tomic o	peratio	ns: CA	AS (C),	FAI (F), TAS (T			
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

The latencies between two dies in an MCM, and two dies that are directly connected differ by roughly 12 cycles.

System		Opte	ron			Xeo		Niag	gara	T	ilera
Hops	same	same	one	two	same		two	same	other	one	max
State	die	MCM	hop	hops		nop	hops	core	core	hop	hops
							loa	ds			
Modified	81	161	172	252	109	289	400	3	24	45	65
Owned	83	163	175	254	-	-	-	-	-	-	-
Exclusive	83	163	175	253	92	273	383	3	24	45	65
Shared	83	164	176	254	44	223	334	3	24	45	65
Invalid	136	237	247	327	355	492	601	176	176	118	162
							stor	es			
Modified	83	172	191	273	115	320	431	24	24	57	77
Owned	244	255	286	291	-	-	-	-	-	-	-
Exclusive	83	171	191	271	115	315	425	24	24	57	77
Shared	246	255	286	296	116	318	428	24	24	86	106
				tomic o	peratio	ns: CA	AS (C),	FAI (F), TAS (T			
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

One extra hop adds an additional overhead of 80 cycles.

	*													
System		Opter	ron			Xeon		Niag	gara	T	ilera			
Hops	same	same	one	two	same	op	0	same	other	one	max			
State	die	MCM	hop	hops	die		hops	core	core	hop	hops			
							loa	ds						
Modified	81	161	172	252	109	289	400	3	24	45	65			
Owned	83	163	175	254	-	-	-	-	-	-	-			
Exclusive	83	163	175	253	92	273	383	3	24	45	65			
Shared	83	164	176	254	44	223	334	3	24	45	65			
Invalid	136	237	247	327	355	492	601	176	176	118	162			
							stor	es						
Modified	83	172	191	273	115	320	431	24	24	57	77			
Owned	244	255	286	291	-	-	-	-	-	-	-			
Exclusive	83	171	191	271	115	315	425	24	24	57	77			
Shared	246	255	286	296	116	318	428	24	24	86	106			
			a	tomic o	peratio	ns: C		FAI (F), TAS (T						
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S			
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84			
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115			

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

Loading from a shared state is 7.5 times more expensive over two hops than loadings within the socket

	Opter	ron			Xeon		Niag	gara	T	ilera				
same	same	one	two	same	one	two	same	other	one	max				
die	MCM	hop	hops	die	hop	hop	core	core	hop	hops				
leads														
Modified 81 161 172 252 109 289 400 3 24 45 65 Owned 83 163 175 254 -														
83	163	175	254	-	-	-	-	-	-	-				
83	163	175	253	92	273	383	3	24	45	65				
83	164	176	254	44	223	334	3	24	45	65				
136	237	247	327	333	492	001	176	176	118	162				
						stor	es							
83	172	191	273	115	320	431	24	24	57	77				
244	255	286	291	-	-	-	-	-	-	-				
83	171	191	271	115	315	425	24	24	57	77				
246	255	286	296	116	318	428	24	24	86	106				
		at	tomic o	peratio	ns: C	AS (C),	FAI (F), TAS (T), SWAP (S)						
all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S				
110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84				
272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115				
	81 83 83 136 83 244 83 246 all	same die same MCM 81 161 83 163 83 164 136 237 83 172 244 255 83 171 246 255 all all 110 197	die MCM hop 81 161 172 83 163 175 83 164 176 136 237 247 83 172 191 244 255 286 83 171 191 246 255 286 all all all 110 197 216	same die same die one hop hops two hops 81 161 172 252 83 163 175 254 83 163 175 253 83 164 176 254 136 237 247 327 83 172 191 273 244 255 286 291 83 171 191 271 246 255 286 296 atomic of all all all all all 110 197 216 296	same die same MCM one hop hops two die 81 161 172 252 109 83 163 175 254 - 83 163 175 253 92 83 164 176 254 44 136 237 247 327 355 83 172 191 273 115 244 255 286 291 - 83 171 191 271 115 246 255 286 296 116 atomic operatio all all all all all all all all 296 120	same die same die one hop hops two die same die hop 81 161 172 252 109 289 83 163 175 254 - - 83 163 175 253 92 273 83 164 176 254 44 223 136 237 247 327 355 492 83 172 191 273 115 320 244 255 286 291 - - 83 171 191 271 115 315 246 255 286 296 116 318 atomic operations: Call all al	same die same die one MCM two hops same die one hops two hop hops 81 161 172 252 109 289 400 83 163 175 254 - - - 83 163 175 253 92 273 383 83 164 176 254 44 223 334 136 237 247 327 355 492 601 83 172 191 273 115 320 431 244 255 286 291 - - - 83 171 191 271 115 315 425 246 255 286 296 116 318 428 atomic operations: CAS (C), all all	same die same die one hop hops two hop hops same hop hop hop core Ieads 81 161 172 252 109 289 400 3 83 163 175 254 - - - - 83 163 175 253 92 273 383 3 83 164 176 254 44 223 334 3 136 237 247 327 355 492 601 176 stores 83 172 191 273 115 320 431 24 244 255 286 291 - - - - 83 171 191 271 115 315 425 24 244 255 286 296 116 318 428 24 atomic operations: CAS (C), FAI (F), TAS (T al	same die same die one hop hops two die same hop hop hop die two hop hop core same core other core 81 161 172 252 109 289 400 3 24 83 163 175 254 - - - - - 83 163 175 253 92 273 383 3 24 83 164 176 254 44 223 334 3 24 136 237 247 327 355 492 601 176 176 stores 83 172 191 273 115 320 431 24 24 244 255 286 291 - - - - - 83 171 191 271 115 315 425 24 24 246 255 286 296 116	same die same die one hop two hop same die one hop two hop same core other core one hop 81 161 172 252 109 289 400 3 24 45 83 163 175 254 -				

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

The load results have much lower variability on a single-socket.

Hardware-Level Analysis

System			Opter	on			Xeon		Niag	gar	T	ilera			
Hop	s sa	ame	same	one	two	same	one	two	same	other	one	max			
State		die	MCM	hop	hops	die	hop	hops	core	core	hop	hops			
	loads Modified 91 161 172 252 100 290 400 2 24 45 45 45 45 45 4														
Modified															
Owned		83	163	175	254	-	-	-	-	-	-	-			
Exclusive		83	163	175	253	92	273	383	3	24	45	65			
Shared		83	164	176	254	44	223	334	3	24	45	65			
Invalid	1	136	237	247	327	355	492	601	176	176	118	162			
								stor	es						
Modified		83	172	191	273	115	320	431	24	24	57	77			
Owned	2	244	255	286	291	-	-	-	-	-	-	-			
Exclusive		83	171	191	271	115	315	425	24	24	57	77			
Shared	2	246	255	286	296	116	318	428	24	24	86	106			
				at	tomic o	peratio	ns: C	AS (C),	FAI (F), TAS (T	r), SWAP (S)					
Operation		all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S			
Modified		110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84			
Shared	2	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115			

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

On Opteron, both load and stores on a modified or an exclusive cache line have similar latencies.

System		Opter	ron			Xeon		Niag	gara	Tilera				
Hops	same	same	one	two	same		WO	same	other	one	max			
State	die	MCM	hop	hops	die	ъp	hops	core	core	hop	hops			
							loa	ds						
Modified														
Owned	83	103	175	254	-	-	-	-	-	-	-			
Exclusive	83	163	175	253	92	273	383	3	24	45	65			
Shared	83	104	176	254	44	223	334	3	24	45	65			
Invalid	136	237	247	327	355	492	601	176	176	118	162			
							stor	es						
Modified	83	172	191	273	115	320	431	24	24	57	77			
Owned	244	255	286	291	-	-	-	-	-	-	-			
Exclusive	83	171	191	271	115	315	425	24	24	57	77			
Shared	246	255	286	296	116	318	428	24	24	86	106			
			at	tomic o	peratio	ns: C	AS (C),	FAI (F), TAS (T	r), SWAP (S)					
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S			
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84			
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115			

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

However, every store on a <u>shared</u> or <u>owned</u> cache line incurs a broadcast message to all nodes.

System Opteron Xeon

Hops same same one two same one two same one two same one two same same one two same one

Ct at a			Hops same same one two same one two same does not keep track of the sharers.												
State	die	MCM	hop	hops	die	hop	hops	core		_	_				
							ra(is							
Modified	81	161	172	252	109		400	3	24	45	65				
Owned	83	163	175	254		_	-	-	-	-	-				
Exclusive	83	163	175	253	4	273	383	3	24	45	65				
Shared	83	164	176	254	44	223	334	3	24	45	65				
Invalid	130	231	247	327	355	492	601	176	176	118	162				
	stores														
Modified	83	172	191	273	115	320	431	24	24	57	77				
Owned	244	255	286	291	-	-	-	-	-	-	-				
Linciusive	X3	171	191	271	115	315	425	24	24	57	77				
Shared	246	255	286	296	116	318	428	24	24	86	106				
			at	tomic o	peratio	ns: CA	AS (C),	FAI (F), TAS (T	,, , , ,						
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S				
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84				
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115				

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

In general, stores behave similarly regardless of the previous state of the cache line

System	П	Opte	ron			Xeon		Niag	vo.**0	T	ilera
		Opte	IOII			Acon		INIAg		1.	liera
Hops	same	same	one	two	same	one	two	same	other /	one	max
State	die	MCM	hop	hops	die	hop	hops	core	core	hop	hops
							loa	ds			
Modified	81	161	172	252	109	289	400	3		45	65
Owned	83	163	175	254	-	-	-	-	/ -	-	-
Exclusive	83	163	175	253	92	273	383	3	24	45	65
Shared	83	164	176	254	44	223	334	3	24	45	65
Invalid	136	237	247	327	355	492	601	176	176	118	162
							stor	es			
Modified	83	172	191	273	115	320	431	24	24	57	77
Owned	244	255	286	291	-	-	-	-	-	-	-
Exclusive	83	171	191	271	115	315	425	24	24	57	77
Shared	246	255	286	296	116	318	428	24	24	86	106
			a	tomic o	peratio	ns: C	AS (C),	FAI (F), TAS (T), SWAP (S)		
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

Similarly to load, the results for a <u>store</u> have much lower variability on a single-socket.

System	Opteron			Xeon			Niagara		Tilera		
Hops	same	same	one	two	same	one	two	same	other	one	max
State	die	MCM	hop	hops	die	hop	hops	core	core	hop	hops
Modified	81	161	172	252	109	289	400	3	24	45	65
Owned	83	163	175	254	-	-	-	-	-//	-	-
Exclusive	83	163	175	253	92	273	383	3		45	65
Shared	83	164	176	254	44	223	334	3	4	45	65
Invalid	136	237	247	327	355	492	601	176	176	118	162
	stores										
Modified	Modified 83 172 191 273 115 320 431 24 24								24	57	77
Owned	244	255	286	291	-	-	-	-	-	-	-
Exclusive	83	171	191	271	115	315	425	24	24	57	77
Shared	246	255	286	296	116	318	428	24	24	86	106
atomic operations: CAS (C), FAI (F), TAS (T), SWAP (S)											
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

On the multi-socket, all atomic operations have essentially the same latencies.

Hardware-Level Analysis

System	Opteron				Xeon			Niagara		Tilera	
Hops	same	same	one	two	same	one	two	same 🚄	other	one	max
State	die	MCM	hop	hops	die	hop	hops	core	core	hop	hops
loads											
Modified	81	161	172	252	109	289	400	3	24	45	65
Owned	83	163	175	254	-	-	-		-	-	-
Exclusive	83	163	175	253	92	273	383	3	24	45	65
Shared	83	164	176	254	44	223	334	3	24	45	65
Invalid	136	237	247	327	355	492	601	176	176	118	162
	St. S										
Modified	83	172	191	273	115	320	4	24	24	57	77
Owned	244	255	286	291	-	- ,		-	-	-	-
Exclusive	83	171	191	271	115	315	+25	24	24	57	77
Shared	246	255	286	296	116	318	428	24	24	86	106
atomic operations: CAS (C), FAI (F), TAS (T), SWAP (S)											
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

On a single-socket, some operations clearly have different hardware implementations, e. g. FAI (Fetch-and-inc.) on Tilera is faster than the others.

System	Opteron				Xeon			Niagara		Tilera	
Hops	same	same	one	two	same	one	two	same	other	e	max
State	die	MCM	hop	hops	die	hop	hops	core	core	l õp	hops
Modified	81	161	172	252	109	289	400	3	24	45	65
Owned	83	163	175	254	-	-	-	-	-	-	-
Exclusive	83	163	175	253	92	273	383	3	24	45	65
Shared	83	164	176	254	44	223	334	3	24	45	65
Invalid	136	237	247	327	355	492	601	176	176	118	162
Modified	83	172	191	273	115	320	431	24	24	57	77
Owned	244	255	286	291	-	-	-	-	- /	-	-
Exclusive	83	171	191	271	115	315	425	24	24	57	77
Shared	246	255	286	296	116	318	428	24	2/	86	106
	atomic operations: CAS (C), FAI (F), TAS (T), SWAP (S)										
Operation	all	all	all	all	all	all	all	C/F/T/S	C/F/T/S	C/F/T/S	C/F/T/S
Modified	110	197	216	296	120	324	430	71/108/64/95	66/99/55/90	77/51/70/63	98/71/89/84
Shared	272	283	312	332	113	312	423	76/99/67/93	66/99/55/90	124/82/121/95	142/102/141/115

Table 2: Latencies (cycles) of the cache coherence to load/store/CAS/FAI/TAS/SWAP a cache line depending on the MESI state and the distance. The values are the average of 10000 repetitions with < 3% standard deviation.

Hardware-Level Analysis: Summary

- Cross-socket communication is 2 to 7.5 times more expensive than intra-socket communication.
- A store on a <u>shared</u> or <u>owned</u> cache line induces an unnecessary broadcast messages. Then, a <u>modified</u> cache line should be favored.
- System designers should take advantage of the best performing atomic operation available on each platform.

Software-Level Analysis

- Locks
- Message Passing
- Hash Table
- Key-value Store

Software-Level Analysis: Locks

Latency based on the location




Figure 6: Uncontested lock acquisition latency based on the location of the previous owner of the lock.




Figure 6: Uncontested lock acquisition latency based on the location of the previous owner of the lock.

Software-Level Analysis: Locks

Latency based on the location




Figure 6: Uncontested lock acquisition latency based on the location of the previous owner of the lock.

Software-Level Analysis: Locks

Extreme contention




Figure 5: Throughput of different lock algorithms using a single lock.

Extreme contention




Figure 5: Throughput of different lock algorithms using a single lock.

Although there is a big drop from one to two cores on multi-sockets, within the same socket both Opteron and Xeon keep performance stable

Extreme contention




Figure 5: Throughput of different lock algorithms using a single lock.

Overall, the throughput on two or more cores on the multi-sockets is an order of magnitude lower than the single-core performance.

Extreme contention




Figure 5: Throughput of different lock algorithms using a single lock.

Overall, the throughput on two or more cores on the multi-sockets is an order of magnitude lower than the single-core performance.

In contrast, the single-sockets maintain a comparable performance on multiple cores

Very low contention




Figure 7: Throughput of different lock algorithms using 512 locks.

In general, simple locks match or even outperform more complex locks.

Very low contention




Figure 7: Throughput of different lock algorithms using 512 locks.

- In general, simple locks match or even outperform more complex locks.
- The ticket lock performs the best of Opteron, Niagara and Tilera

Software-Level Analysis: Locks Summary

- No lock is consistently the best on all platforms
- No lock is consistently the best within a platform
- Complex locks are generally the best under extreme contention
- Simple locks perform better under low contention

Software-Level Analysis: Message Passing

One-to-One communication




Figure 9: One-to-one communication latencies of message passing depending on the distance between the two cores.

Software-Level Analysis: Message Passing

One-to-One communication





Figure 9: One-to-one communication latencies of message passing depending on the distance between the two cores.

Tilera performs the best because it uses its message passing implementation on hardware.

Software-Level Analysis: Message Passing


Client-server communication



Again, the hardware message passing on Tilera performs the best.


Figure 10: Total throughput of client-server communication.

Low Contention



Throughput and scalability of the hash table on different configurations. The "X:Y" labels on top of each bar indicate the best-performing lock (Y) and the scalability over the single-thread execution (Y)


Low Contention



Message passing is strictly slower than the lock-based ones, even on Tilera -- which has a hardware message passing implementation.


Throughput and scalability of the hash table on different configurations. The "X:Y" labels on top of each bar indicate the best-performing lock (Y) and the scalability over the single-thread

High Contention



Throughput and scalability of the hash table on different configurations. The "X:Y" labels on top of each bar indicate the best-performing lock (Y) and the scalability over the single-thread execution (X).

High Contention



Message passing outperforms in 3 out 4 platforms, and it also delivers by far the highest throughput

Throughput and scalability of the hash table on different configurations. The "X:Y" labels on top of each bar indicate the best-performing lock (Y) and the scalability over the single-thread execution (X).


Conclusions

- The paper dissects the cost of synchronization and studies its scalability along different directions
- Some of the results are:
 - Crossing socket is a killer
 - Load and stores can be expensive as atomic operations
 - Message passing shines when contention is very high
 - Every locking scheme has its fifteen minutes of fame
 - Simple locks are powerful



Software-Level Analysis: Key-Value Store

Set-only test



Ticket, MCS or TAS locks achieves speedups between 29% and 50% on three of the four platforms.

Figure 12: Throughput of Memcached using a setonly test. The maximum speed-up vs. single thread is indicated under the platform names.