





A Simplified DLX: Implementation



Guy Even and Moti Medina

School of Electrical Engineering Tel-Aviv Univ.
January 30, 2012


Name	RTL Instruction	Active Control Outputs	Signal	Value	Semantics	condition	when does it equal 1?
Fetch	$IR = M[PC]$	MR, IRce	ALUF[2:0]		Controls the functionality of ALU	D1	special NOP
Decode	$A = RS1$, $B = RS2$ $PC = PC + 1$	Ace, Bce, $S2sel[1], S2sel[0]$, add, PCce	Rce		Register clock enable	D2	beqz, bnez
Alu	$C = A \text{ op } B$	$S1sel[0]$, Cce, active bits in ALUF[2:0]	S1sel[1:0]	00 01 10 11	PC A B MDR	D3	jalr
TestI	$C = (A \text{ rel } imm)$	$S1sel[0]$, $S2sel[0]$, Cce, test, Itype, active bits in ALUF[2:0]	S2sel[1:0]	00 01 10 11	B IR 0 1	D4	jr
AluI(add)	$C = A + imm$	$S1sel[0]$, $S2sel[0]$, Cce, add, Itype	DINTsel	0 1	ALU Shifter	D5	lw, sw
Shift	$C = A \text{ shift } sa$ $sa = 1, (-1)$	$S1sel[0]$, Cce DINTsel, shift (.right)	MDRsSel	0 1	DINT DI	D6	sgti, seqi, sgei, slti, snei, slei
Adr.Comp	$MAR = A + imm$	$S1sel[0]$, $S2sel[0]$, MARce, add	ADsel	0 1	PC MAR	D7	addi
Load	$MDR = M[MAR]$	MDRce, ADsel, MR, MDRsel				D8	sll, srl
Store	$M[MAR] = MDR$	ADsel, MW				D9	add, sub, and, or, xor
CopyMDR2C	$C = MDR (> 0)$	$S1sel[0]$, $S1sel[1]$, $S2sel[1]$, DINTsel, Cce				D10	halt
CopyGPR2MDR	$MDR = B (< 0)$	$S1sel[1]$, $S2sel[1]$, DINTsel, MDRce					
WBR	$RD = C$ (R-type)	GPR_WE					
WBI	$RD = C$ (I-type)	GPR_WE, Itype					
Branch	branch taken?						
Btaken	$PC = PC + imm$	$S2sel[0]$, add, PCce					
JR	$PC = A$	$S1sel[0]$, $S2sel[1]$, add, PCce					
Save PC	$C = PC$	$S2sel[1]$, add, Cce					
JALR	$PC = A$ $R31 = C$	$S1sel[0]$, $S2sel[1]$, add, PCce, GPR_WE, jlink					
		jlink					



Executing Instructions - add

Instruction	Semantics
add RD RS1 RS2	$RD := RS1 + RS2$



$type[4 : 2]$	$type[1]$	$type[0]$	$f_{type}(\vec{x}, \vec{y})$
001	1	0	$[\vec{x}] > [\vec{y}]$
010	0	0	$[\vec{x}] - [\vec{y}] \pmod{2^{32}}$
010	1	0	$[\vec{x}] = [\vec{y}]$
011	0	0	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$
011	1	0	$[\vec{x}] \geq [\vec{y}]$
100	0	0	$XOR(\vec{x}, \vec{y})$
100	1	0	$[\vec{x}] < [\vec{y}]$
101	0	0	$OR(\vec{x}, \vec{y})$
101	1	0	$[\vec{x}] \neq [\vec{y}]$
110	0	0	$AND(\vec{x}, \vec{y})$
110	1	0	$[\vec{x}] \leq [\vec{y}]$
***	*	1	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$



IR[5 : 0]	Mnemonic	Semantics
100 011	add	$RD = RS1 + RS2$

Executing Instructions – beqz, jalr


Instruction	Semantics
beqz RS1 imm	$PC = PC + 1 + \text{sext}(\text{imm})$, if $RS1 = 0$ $PC = PC + 1$, if $RS1 \neq 0$
bnez RS1 imm	$PC = PC + 1$, if $RS1 = 0$ $PC = PC + 1 + \text{sext}(\text{imm})$, if $RS1 \neq 0$
jr RS1	$PC = RS1$
jalr RS1	$R31 = PC+1$; $PC = RS1$



Executing Instructions - slti

Instruction	Semantics
<code>srel i RD RS1 imm</code>	$RD := 1$, if condition is satisfied, $RD := 0$ otherwise
if $rel = 1t$	test if $RS1 < \text{sext}(imm)$

$type[4 : 2]$	$type[1]$	$type[0]$	$f_{type}(\vec{x}, \vec{y})$
001	1	0	$[\vec{x}] > [\vec{y}]$
010	0	0	$[\vec{x}] - [\vec{y}] \pmod{2^{32}}$
010	1	0	$[\vec{x}] = [\vec{y}]$
011	0	0	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$
011	1	0	$[\vec{x}] \geq [\vec{y}]$
100	0	0	$\text{XOR}(\vec{x}, \vec{y})$
100	1	0	$[\vec{x}] < [\vec{y}]$
101	0	0	$\text{OR}(\vec{x}, \vec{y})$
101	1	0	$[\vec{x}] \neq [\vec{y}]$
110	0	0	$\text{AND}(\vec{x}, \vec{y})$
110	1	0	$[\vec{x}] \leq [\vec{y}]$
***	*	1	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$



IR[31 : 26]	Mnemonic	Semantics
011 100	slti	$RD = (\text{RS1} < \text{sext}(imm))$



$[\vec{x}] < [\vec{y}]$

Executing Instructions - sw

Load/Store	Semantics
lw RD RS1 imm	$RD := M[\text{sext}(\text{imm}) + RS1]$
sw RD RS1 imm	$M[\text{sext}(\text{imm}) + RS1] := RD$

‘Upgrading’ the DLX – Example 1


ברצוננו להוסיף לשפת המכונה של ה-DLX פקודה חדשה:
פקודת type I-Chkbit17 RS1 RD

פקודה זו גורמת לעידכון RD באופן הבא:

$$RD = \begin{cases} 0^{31} \cdot 1 & \text{if } RS1[17] = 1 \\ 0^{32} & \text{otherwise} \end{cases}$$


הציעו מימוש של ה-XDL שתומך בפקודה החדשה תוך ביצוע שינויים קטנים ככל האפשר במסלול הנתונים (הnikud יופחת עבוק שינויים מוגזמים).

1. מנעו את השינויים הנדרשים במסלול הנתונים על מנת לתרmor בהרצת הפקודה החדשה.
2. הצעו הרחבה לדיאגרמת המוצבים של הבקרה על מנת לתרmor בהרצת הפקודה החדשה. ציירו את מסלול מוצבי הבקרה, שמכונת המוצבים חולפת דרכו בעת הרצת הפקודה החדשה. לכל מוצב לאורך מסלול זה (חדש וישן), תארו את פקודת ה – RTL, שמתבצעת בו.



(4.1 נסיף (מסומן באדום):
mux - Zero Padding - 31 אפסים משמאל.
- נמשור את הבית ה 17 מרגיסטר A.

4.2 נסיף מצב נוסף – CHK17. מסלול ביצוע הפקודה מסומן בכחול.



Name	RTL Instruction	Active Control Outputs
Fetch	$IR = M[PC]$	MR, IRce
Decode	$A = RS1,$ $B = RS2$ $PC = PC + 1$	Ace, Bce, S2sel[1], S2sel[0], add, PCce
Alu	$C = A \text{ op } B$	S1sel[0], Cce, active bits in ALUF[2:0]
TestI	$C = (A \text{ rel } imm)$	S1sel[0], S2sel[0], Cce, test, Itype, active bits in ALUF[2:0]
AluI(add)	$C = A + imm$	S1sel[0], S2sel[0], Cce, add, Itype
Shift	$C = A \text{ shift } sa$ $sa = 1, (-1)$	S1sel[0], Cce DINTsel, shift (right)
Adr.Comp	$MAR = A + imm$	S1sel[0], S2sel[0], MARce, add
Load	$MDR = M[MAR]$	MDRce, ADsel, MR, MDRsel
Store	$M[MAR] = MDR$	ADsel, MW
CopyMDR2C	$C = MDR(\gg 0)$	S1sel[0], S1sel[1], S2sel[1], DINTsel, Cce
CopyGPR2MDR	$MDR = B(\ll 0)$	S1sel[1], S2sel[1], DINTsel, MDRce
WBR	$RD = C \text{ (R-type)}$	GPR_WE
WBI	$RD = C \text{ (I-type)}$	GPR_WE, Itype
Branch	branch taken?	
Btaken	$PC = PC + imm$	S2sel[0], add, PCce
JR	$PC = A$	S1sel[0], S2sel[1], add, PCce
Save PC	$C = PC$	S2sel[1], add, Cce
JALR	$PC = A$ $R31 = C$	S1sel[0], S2sel[1], add, PCce, GPR_WE, jlink
CHK17	$C = 0^{31} \cdot A[17]$	Chk17,Cce

**4.2) שימוש לברשומים אותן
הברירה הפעילים,
כך שאין פגיעה/שינוי
במצבים אחרים.
נוסיף את מצב
CHK17 (בכחול)
ונסיים.**

``Upgrading the DLX'' – Example 2

We would like to add the following R-Type instruction:

swap RS1 RS2

Semantics:

Swap between the contents of *RS1* and *RS2*.

Advised stage:


One should consider the instruction coding.

In this case:

swap RS1 RS2



For example:
000100



Changes to be made to the Data-Path and the Control's FSM:

There is no need to change the Data-Path.

Control Changes & RTL instructions of each state in the instruction execution traversal.

	<u>RTL Instruction</u>	<u>Active Control Signals</u>
Fetch	$IR = M(PC)$	$IRce, MR$
Decode	$A = RS1$ $B = RS2$ $PC = PC + 1$	Ace Bce $S2sel[1], S2sel[0], PCce, add$
Shift0	$C = A$	$S1sel[0], DINTsel, Cce$ NEW
WB-RS2+C	$RS2 = C$ $C = B$	$Itype, GPR_WE$ RD = RS2 $S1sel[1], DINTsel, Cce$ NEW
WBR	$RD = C$	GPR_WE RD = RS1

גאלחה !!