


## MOFC BRD GUI Manual

	31	addr	[30:24]	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Command	R/W		A[6:0]													D[23:0]														
Status	RO	0	0x00													REGID	CK_STAT	RFDY	0	LOILOCK	ALCK	BLCK	LCK18	LCK17	LCK16	LCK15	LCK14	LCK13	LCK12	LCK11
FPGA_VER_REG	RO	1	0x01													VER_ID			VER-DAY			VER-MONTH			VER-YEAR					
SERIAL_NUM	RO	2	0x02	0	0	0	0	0											SERIAL_NUMBER											
TEST_REG	R/W	3	0x03														DATA[23:0]													
RSVD	R/W	4	0x04	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
RSVD	R/W	5	0x05	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Global config register	R/W	6	0x06	0	0	0	0									PM_PRI			PM_PVID			OPMODE								
BIT-Config	R/W	7	0x07	0	0	0	0	0	0	0	0	0	0	0	0	INITATE	PLCAY		BIT_OUT_PWR			BIT_LO_FREQ								
CH1_CFG_REG1	R/W	8	0x08																											
...																														
CH1_CFG_REG4	R/W	11	0x0B																											
CH2_CFG_REG1	R/W	12	0x0C																											
...																														
CH2_CFG_REG4	R/W	15	0x0F																											
CH3_CFG_REG1	R/W	16	0x10																											
...																														
CH3_CFG_REG4	R/W	19	0x13																											
CH4_CFG_REG1	R/W	20	0x14																											
...																														
CH4_CFG_REG4	R/W	23	0x17																											
CH5_CFG_REG1	R/W	24	0x18																											
...																														
CH5_CFG_REG4	R/W	27	0x1B																											
CH6_CFG_REG1	R/W	28	0x1C																											
...																														
CH6_CFG_REG4	R/W	31	0x1F																											
CH7_CFG_REG1	R/W	32	0x20																											
...																														
CH7_CFG_REG4	R/W	35	0x23																											
CH8_CFG_REG1	R/W	36	0x24																											
...																														
CH8_CFG_REG4	R/W	39	0x27																											
CHECKSUM	R/W	40	0x28	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
LOAD_RF_SETUP	WO	41	0x29	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

All registers can be read and written using the IDD-based control function configuration.


# MOFC BRD GUI Manual



The Read and Write functions are separated into upper and lower sections.


The upper section is for Write operations, and the lower section is for Read operations.

## MOFC BRD GUI Manual( 0x00, 0x01, 0x02)



The Read Set tab reads status information and current configuration Reg values.


## MOFC BRD GUI Manual(0x06, 0x07, 0x28, 0x29)



For convenience, I created one more tab outside.

## MOFC BRD GUI Manual(Ch1 CFG 0x08, 0x09, 0x0A, 0x0B)


MOFC



For convenience, pressing the REG SET button will sequentially transmit from CFGREG1 to 4.

## MOFC BRD GUI Manual(Ch2 CFG 0x0C, 0x0D, 0x0E, 0x0F)


MOFC




You need to change the channel tab.

## MOFC BRD GUI Manual(Ch\_CFG\_REG)

Ch1 : 0x08(CFGREG1), 0x09(CFGREG2), 0x0A(CFGREG3), 0x0B(CFGREG4)  
 Ch2 : 0x0C(CFGREG1), 0x0D(CFGREG2), 0x0E(CFGREG3), 0x0F(CFGREG4)  
 Ch3 : 0x10(CFGREG1), 0x11(CFGREG2), 0x12(CFGREG3), 0x13(CFGREG4)  
 Ch4 : 0x14(CFGREG1), 0x15(CFGREG2), 0x16(CFGREG3), 0x17(CFGREG4)  
 Ch5 : 0x18(CFGREG1), 0x19(CFGREG2), 0x1A(CFGREG3), 0x1B(CFGREG4)  
 Ch6 : 0x1C(CFGREG1), 0x1D(CFGREG2), 0x1E(CFGREG3), 0x1F(CFGREG4)  
 Ch7 : 0x20(CFGREG1), 0x21(CFGREG2), 0x22(CFGREG3), 0x23(CFGREG4)  
 Ch8 : 0x24(CFGREG1), 0x25(CFGREG2), 0x26(CFGREG3), 0x27(CFGREG4)



# MOFC BRD GUI Manual



The TEST LO control is not specified in the IDD, so it has been implemented by assigning an address arbitrarily for control purposes.

The settings are applied immediately, regardless of the Load RF SETUP (0x29) command.

Command	addr	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R/W	A[6:0]								D[23:0]																							
	110	WO			0x6E																												
	110	WO			0x6E																												

LO\_FREQ  
LSB = 50 MHz per step  
LO2\_FREQ  
LSB = 50 MHz per step  
BIT10 Frequency(MHz) = 10000 + (Register value \* 50)