

## MOFC BRD GUI Manual

		31	addr	[30:24]	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Command	R/W		A[6:0]	D[23:0]																											
Status	RO	0	0x00	Temperature										POOD	CK_STAT	RFRDY	0	LO2_LCK	ALCK	BLCK	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1			
FGPA_VER_REG	RO	1	0x01	VER_ID											VER-DAY					VER-MONTH					VER-YEAR						
SERIAL_NUM	RO	2	0x02	0	0	0	0	0	SERIAL_NUMBER																						
TEST_REG	R/W	3	0x03	DATA[23:0]																											
RSVD	R/W	4	0x04	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
RSVD	R/W	5	0x05	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Global config register	R/W	6	0x06	0	0	0	0	PM_PRI										PM_PWD										OPMODE			
BIT-Config	R/W	7	0x07	0	0	0	0	0	0	0	INT/EXT	Pg/CW	BIT_OUT_PWR					BIT_LO_FREQ													
CH1_CFG_REG1	R/W	8	0x08	channel 1 configuration including: DCA values, Muxes control, Tunable filter control, LO frequency																											
CH1_CFG_REG4	R/W	11	0x0B																												
CH2_CFG_REG1	R/W	12	0x0C																												
CH2_CFG_REG4	R/W	15	0x0F	channel 2 configuration including: DCA values, Muxes control, Tunable filter control, LO frequency																											
CH3_CFG_REG1	R/W	16	0x10																												
CH3_CFG_REG4	R/W	19	0x13																												
CH4_CFG_REG1	R/W	20	0x14	channel 4 configuration including: DCA values, Muxes control, Tunable filter control, LO frequency																											
CH4_CFG_REG4	R/W	23	0x17																												
CH5_CFG_REG1	R/W	24	0x18																												
CH5_CFG_REG4	R/W	27	0x1B	channel 5 configuration including: DCA values, Muxes control, Tunable filter control, LO frequency																											
CH6_CFG_REG1	R/W	28	0x1C																												
CH6_CFG_REG4	R/W	31	0x1F																												
CH7_CFG_REG1	R/W	32	0x20	channel 7 configuration including: DCA values, Muxes control, Tunable filter control, LO frequency																											
CH7_CFG_REG4	R/W	35	0x23																												
CH8_CFG_REG1	R/W	36	0x24																												
CH8_CFG_REG4	R/W	39	0x27	channel 8 configuration including: DCA values, Muxes control, Tunable filter control, LO frequency																											
CHECKSUM	R/W	40	0x28																												
LOAD_RF_SETUP	WO	41	0x29																									0	0	0	0

All registers can be read and written using the IDD-based control function configuration.

MOFC BRD GUI Manual

MOFC

Write Set Tab

Global ConfigCFG\_Register Setting

Pulse PRI (us) :100

Pulse Width (us) :10

OPMODE :Single Channel

BIT LO Freq(MHz) :400

BITPower : -50

Pulse/CW :CW

INT / EXT :Internal BIT

Test REG :

Test REG

Checksum :

Checksum Set

Global Config REG

BIT Config

Check SUM

LOAD RF SETUP

Read Set Tab

Global ConfigCFG\_Register SettingRead Only

Pulse PRI (us) :100

Pulse Width (us) :10

OPMODE :Single Channel

BIT LO Freq(MHz) :400

BITPower : -50

Pulse/CW :CW

INT / EXT :Internal BIT

Test REG :

Test REG

Checksum :

Global Config REG

BIT Config

Check SUM

ManualCOM4

LOAD RF SETUP

TEST1 Freq (MHz) :10,000

TEST1 PDWN

Power Up

Power Down

TEST LO1 Set

TEST2 Freq (MHz) :10,000

TEST2 PDWN

Power Up

Power Down

TEST LO2 Set

Connection

	TX	RX
Sync		
Sync		
LenL		
LenH		
D0		
D1		
D2		
D3		
D4		
D5		
D6		
D7		
D8		
D9		

Debug(Dir and Flash)

All Write Ctrl Tab  
ex)  
REG 0x06 Send  
Adress 0x06 Send

All Read Ctrl Tab  
ex)  
REG 0x06 Send  
Adress 0x86 Send and  
Request Data update

The Read and Write functions are separated into upper and lower sections.  
The upper section is for Write operations, and the lower section is for Read operations.

MOFC BRD GUI Manual( 0x00, 0x01, 0x02)

MOFC

Write Set Tab

Global Config

CFG\_Register Setting

Pulse PRI (us) : 100

Pulse Width (us) : 10

BIT LO Freq(MHz) : 400

BITPower : -50

OPMODE : Single Channel

Pulse/CW : CW

INT / EXT : Internal BIT

Test REG :

Test REG

Checksum : (Hex)

Checksum Set

Global Config REG

BIT Config

Check SUM

LOAD RF SETUP

Read Set Tab

Global Config

CFG\_Register Setting

Read Only

Temp : 0

Power Good :

Checksum STATUS : IDEL

RF RDY :

LO2 PLL LOCK

Ver-ID : 0

SERIAL : 0

[SUB2] LO8 Lock :

[SUB2] LO7 Lock :

[SUB2] LO6 Lock :

[SUB2] LO5 Lock :

ADC LOCK

[SUB1] LO4 Lock :

[SUB1] LO3 Lock :

[SUB1] LO2 Lock :

[SUB1] LO1 Lock :

BIT PLL LOCK

Status

FPGA Ver

SERIAL NUM

Manual

LOAD RF SETUP

TEST1 Freq (MHz) : 10,000

TEST1 PDWN

TEST LO1 Set

TEST2 Freq (MHz) : 10,000

TEST2 PDWN

TEST LO2 Set

COM4

Connection

	TX	RX
Sync		
Sync		
LenL		
LenH		
D0		
D1		
D2		
D3		
D4		
D5		
D6		
D7		
D8		
D9		

Debug(Dir and Flash)

The Read Set tab reads status information and current configuration Reg values.

MOFC BRD GUI Manual(0x06, 0x07, 0x28, 0x29)

MOFC

Write Set Tab

Global Config

CFG\_Register Setting

Pulse PRI (us) : 100

Pulse Width (us) : 10

BIT LO Freq(MHz) : 400

BITPower : -50

OPMODE : Single Channel

Pulse/CW : CW

INT / EXT : Internal BIT

Test REG :

Test REG

Checksum :

(Hex) Checksum Set

Global Config REG

BIT Config

Check SUM

LOAD RF SETUP

Read Set Tab

Global Config

CFG\_Register Setting

Read Only

Pulse PRI (us) : 100

Pulse Width (us) : 10

BIT LO Freq(MHz) : 400

BITPower : -50

OPMODE : Single Channel

Pulse/CW : CW

INT / EXT : Internal BIT

Test REG :

Test REG

Checksum :

Global Config REG

BIT Config

Check SUM

0x29(Load RF SETUP)

LOAD RF SETUP

TEST1 Freq (MHz) : 10,000

TEST1 PDWN

TEST LO1 Set

TEST2 Freq (MHz) : 10,000

TEST2 PDWN

TEST LO2 Set

COM4

Connection

	TX	RX
Sync		
Sync		
LenL		
LenH		
D0		
D1		
D2		
D3		
D4		
D5		
D6		
D7		
D8		
D9		

Debug(Dir and Flash)

This Data Send

0x06(Global config register)

0x07(BIT config Register)

0x28(CheckSum)

0x29(Load RF SETUP)

Cal Checksum Data Button

For convenience, I created one more tab outside.

MOFC BRD GUI Manual(Ch1 CFG 0x08, 0x09, 0x0A, 0x0B)

MOFC

Write Set Tab

Global Config

CFG\_Register Setting

Chanel Select

CH1\_REG

CH2\_REG

CH3\_REG

CH4\_REG

CH5\_REG

CH6\_REG

CH7\_REG

CH8\_REG

RF In Source

ANT

BIT

RF Band Select

0.35 ~ 4.75

6 ~ 18

2 ~ 6

Terminated

IF OUT BAND

0.35 ~ 4.75

2.75 ~ 4.75

DCA1

0

DCA2

0

DCA3

0

LO PDWN

Power Up

Power Down

LO Freq (MHz)

10,000

0x08(CFGREG1)

T / F 1

Bypass State

1.0 to 2.5GHz

H: Freq Low

L: Freq High

0.4 to 1.25GHz

2.0 to 8.0GHz

T / F 3

Bypass State

1.0 to 2.5GHz

H: Freq Low

L: Freq High

0.4 to 1.25GHz

2.0 to 8.0GHz

T / F 2

Bypass

HPF3

LowPass

HPF1

HPF4

LPF3

HPF2

LPF2

LPF4

HPF\_STATE

Freq Lov

LPF\_STATE

Freq Lov

0x09(CFGREG2)

REG SET

Read Set Tab

Global Config

CFG\_Register Setting

Read Only

Chanel Select

CH1\_REG

CH2\_REG

CH3\_REG

CH4\_REG

CH5\_REG

CH6\_REG

CH7\_REG

CH8\_REG

RF In Source

ANT

BIT

RF Band Select

0.35 ~ 4.75

6 ~ 18

2 ~ 6

Terminated

IF OUT BAND

0.35 ~ 4.75

2.75 ~ 4.75

DCA1

0

DCA2

0

DCA3

0

LO PDWN

Power Up

Power Down

LO Freq (MHz)

10,000

0x0B(CFGREG4)

T / F 1

Bypass State

1.0 to 2.5GHz

H: Freq Low

L: Freq High

0.4 to 1.25GHz

2.0 to 8.0GHz

T / F 3

Bypass State

1.0 to 2.5GHz

H: Freq Low

L: Freq High

0.4 to 1.25GHz

2.0 to 8.0GHz

T / F 2

Bypass

HPF3

LowPas

HPF1

HPF4

LPF3

HPF2

LPF2

LPF4

HPF\_STATE

Freq Lov

LPF\_STATE

Freq Lov

0x0A(CFGREG3)

REG SET

Manual

COM4

LOAD RF SETUP

Connection

TEST1 Freq (MHz):

10,000

TEST1 PDWN

Power Up

Power Down

TEST LO1 Set

TEST2 Freq (MHz):

10,000

TEST2 PDWN

Power Up

Power Down

TEST LO2 Set

TX

RX

Sync

Sync

LenL

LenH

D0

D1

D2

D3

D4

D5

D6

D7

D8

D9

Debug(Dir and Flash)

For convenience, pressing the REG SET button will sequentially transmit from CFGREG1 to 4.

MOFC BRD GUI Manual(Ch2 CFG 0x0C, 0x0D, 0x0E, 0x0F)

MOFC

Write Set Tab

Global Config

CFG\_Register Setting

Chanel Select

CH1\_REG

CH2\_REG

CH3\_REG

CH4\_REG

CH5\_REG

CH6\_REG

CH7\_REG

CH8\_REG

RF In Source

ANT

BIT

RF Band Select

0.35 ~ 4.75

6 ~ 18

2 ~ 6

Terminated

IF OUT BAND

0.35 ~ 4.75

2.75 ~ 4.75

DCA1

0

DCA2

0

DCA3

0

LO PDWN

Power Up

Power Down

LO Freq (MHz)

10,000

0x0C(CFGREG1)

0x0D(CFGREG2)

0x0F(CFGREG4)

0x0E(CFGREG3)

T / F 1

Bypass State

1.0 to 2.5GHz

H: Freq Low

L: Freq High

T / F 3

Bypass State

1.0 to 2.5GHz

H: Freq Low

L: Freq High

T / F 2

Bypass

HPF3

HPF1

HPF2

HighPass

HPF4

LowPass

Bypass

LPF3

LPF1

LPF2

HPF\_STATE: Freq Low

LPF\_STATE: Freq Low

REG SET

Read Set Tab

Global Config

CFG\_Register Setting

Read Only

Chanel Select

CH1\_REG

CH2\_REG

CH3\_REG

CH4\_REG

CH5\_REG

CH6\_REG

CH7\_REG

CH8\_REG

RF In Source

ANT

BIT

RF Band Select

0.35 ~ 4.75

6 ~ 18

2 ~ 6

Terminated

IF OUT BAND

0.35 ~ 4.75

2.75 ~ 4.75

DCA1

0

DCA2

0

DCA3

0

LO PDWN

Power Up

Power Down

LO Freq (MHz)

10,000

T / F 1

Bypass State

1.0 to 2.5GHz

H: Freq Low

L: Freq High

T / F 3

Bypass State

1.0 to 2.5GHz

H: Freq Low

L: Freq High

T / F 2

Bypass

HPF3

HPF1

HPF2

HighPass

HPF4

LowPas

Bypass

LPF3

LPF1

LPF2

HPF\_STATE: Freq Low

LPF\_STATE: Freq Low

REG SET

Manual

COM4

LOAD RF SETUP

TEST1 Freq (MHz): 10,000

TEST1 PDWN

Power Up

Power Down

TEST LO1 Set

TEST2 Freq (MHz): 10,000

TEST2 PDWN

Power Up

Power Down

TEST LO2 Set

Connection

TX

RX

Sync

Sync

LenL

LenH

D0

D1

D2

D3

D4

D5

D6

D7

D8

D9

Debug(Dir and Flash)

You need to change the channel tab.

MOFC BRD GUI Manual(Ch\_CFG\_REG)

- Ch1 : 0x08(CFGREG1), 0x09(CFGREG2), 0x0A(CFGREG3), 0x0B(CFGREG4)
- Ch2 : 0x0C(CFGREG1), 0x0D(CFGREG2), 0x0E(CFGREG3), 0x0F(CFGREG4)
- Ch3 : 0x10(CFGREG1), 0x11(CFGREG2), 0x12(CFGREG3), 0x13(CFGREG4)
- Ch4 : 0x14(CFGREG1), 0x15(CFGREG2), 0x16(CFGREG3), 0x17(CFGREG4)
- Ch5 : 0x18(CFGREG1), 0x19(CFGREG2), 0x1A(CFGREG3), 0x1B(CFGREG4)
- Ch6 : 0x1C(CFGREG1), 0x1D(CFGREG2), 0x1E(CFGREG3), 0x1F(CFGREG4)
- Ch7 : 0x20(CFGREG1), 0x21(CFGREG2), 0x22(CFGREG3), 0x23(CFGREG4)
- Ch8 : 0x24(CFGREG1), 0x25(CFGREG2), 0x26(CFGREG3), 0x27(CFGREG4)

MOFC

Write Set Tab

Global Config

CFG\_Register Setting

Channel Select

CH1\_REG

CH2\_REG

CH3\_REG

CH4\_REG

CH5\_REG

CH6\_REG

CH7\_REG

CH8\_REG

RF In Source

ANT

BIT

RF Band Select

0.35 ~ 4.75

6 ~ 18

2 ~ 6

Terminated

IF OUT BAND

0.35 ~ 4.75

2.75 ~ 4.75

DCA1

0

DCA2

0

DCA3

0

LO PDWN

Power Up

Power Down

LO Freq (MHz)

10,000

T / F 1

Bypass State

1.0 to 2.5GHz

0.4 to 1.25GHz

2.0 to 8.0GHz

H

Freq Low

L

Freq High

T / F 3

Bypass State

1.0 to 2.5GHz

0.4 to 1.25GHz

2.0 to 8.0GHz

H

Freq Low

L

Freq High

T / F 2

Bypass

HPF3

HPF1

HPF2

HPF4

HighPass

LowPass

Bypass

LPF3

LPF1

LPF2

LPF4

HPF\_STATE

Freq Low

LPF\_STATE

Freq Low

REG SET

Read Set Tab

Global Config

CFG\_Register Setting

Read Only

Channel Select

CH1\_REG

CH2\_REG

CH3\_REG

CH4\_REG

CH5\_REG

CH6\_REG

CH7\_REG

CH8\_REG

RF In Source

ANT

BIT

RF Band Select

0.35 ~ 4.75

6 ~ 18

2 ~ 6

Terminated

IF OUT BAND

0.35 ~ 4.75

2.75 ~ 4.75

DCA1

0

DCA2

0

DCA3

0

LO PDWN

Power Up

Power Down

LO Freq (MHz)

10,000

T / F 1

Bypass State

1.0 to 2.5GHz

0.4 to 1.25GHz

2.0 to 8.0GHz

H

Freq Low

L

Freq High

T / F 3

Bypass State

1.0 to 2.5GHz

0.4 to 1.25GHz

2.0 to 8.0GHz

H

Freq Low

L

Freq High

T / F 2

Bypass

HPF3

HPF1

HPF2

HPF4

HighPass

LowPass

Bypass

LPF3

LPF1

LPF2

LPF4

HPF\_STATE

Freq Low

LPF\_STATE

Freq Low

REG SET

Manual

COM4

LOAD RF SETUP

Connection

TEST1 Freq (MHz)

10,000

TEST1 PDWN

Power Up

Power Down

TEST LO1 Set

TEST2 Freq (MHz)

10,000

TEST2 PDWN

Power Up

Power Down

TEST LO2 Set

Debug(Dir and Flash)



## MOFC BRD GUI Manual

MOFC

Write Set Tab

Global Config CFG\_Register Setting

Pulse PRI (us) : 100

Pulse Width (us) : 10

BIT LO Freq(MHz) : 400

BITPower : -50

Test REG :

CheckSum :  (Hex)

OPMODE : Single Channel

Pulse/CW : CW

INT / EXT : Internal BIT

Test REG :

Checksum Set :

Global Config REG

BIT Config

Check SUM

LOAD RF SETUP

Read Set Tab

Global Config CFG\_Register Setting Read Only

Pulse PRI (us) : 100

Pulse Width (us) : 10

BIT LO Freq(MHz) : 400

BITPower : -50

Test REG :

CheckSum :

OPMODE : Single Channel

Pulse/CW : CW

INT / EXT : Internal BIT

Test REG :

Global Config REG

BIT Config

Check SUM

Manual

COM4

Connection

LOAD RF SETUP

TEST1 Freq (MHz) : 10,000

TEST1 PDWN  
☒ Power Up  
☐ Power Down

TEST LO1 Set

TEST2 Freq (MHz) : 10,000

TEST2 PDWN  
☒ Power Up  
☐ Power Down

TEST LO2 Set

TX RX

Sync Sync

LenL LenH

D0 D1 D2 D3 D4 D5 D6 D7 D8 D9

Debug(Dir and Flash)

The TEST LO control is not specified in the IDD, so it has been implemented by assigning an address arbitrarily for control purposes.

- ▶ The settings are applied immediately, regardless of the Load RF SETUP (0x29) command.

	addr	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
Command		R/W	A[6:0]							D[23:0]																															
	110	WO	0x6E							0x1 : Test1 LO Direct										Reserved										LO_PDWN		LO_FREQ LSB = 50 MHz per step									
	110	WO	0x6E							0x2 : Test2 LO Direct										Reserved										LO_PDWN		LO_FREQ LSB = 50 MHz per step BIT LO_Frequency (MHz) = 10000 * (Register Value * 50)									