Motility Product Brief

Summary


The Motility processor is a reconfigurable ASIP (Application Specific Instruction Set Processor) designed to execute user-defined block-matching motion estimation algorithms optimized for hybrid video codecs such as MPEG-2, MPEG-4, H.264 AVC and Microsoft VC-1. The core offers scalable performance dependent on the features of the chosen algorithm and the number and type of execution units implemented. The ability to program the search algorithm to be used, and to reconfigure the underlying hardware that it will execute on, combines to give an extremely flexible motion estimation processing platform.

A base configuration consisting of a single 64-bit integer pipeline, capable of processing 1080p HD video at 30 frames per second using a hexagonal motion estimation search followed by a square refine (as used in x.264) with 1 reference frame and 16x16 block size can be implemented in 2,300 FPGA logic cells. In contrast, a complex configuration including support for motion vector candidates, sub-blocks, motion vector costing using Lagrangian optimization, four integer-pel execution units and one fractional-pel execution unit plus interpolation will need around 14,000 logic cells. A simplified diagram illustrating these two configurations is shown in Fig. 1. At least one integer-pel execution unit must always be present to generate a valid processor configuration but the others units are optional, and are configured at synthesis time.

Features

- ♦ Intuitive and easy programming using a C-like syntax of user-defined block matching motion estimation algorithms.
- ♦ Highly configurable architecture enables the designer to optimize the hardware for the selected algorithm.
- Binary compatibility so that once an algorithm has been compiled it can be executed by any hardware configuration.
- Support of advance features such as rate distortion optimization using Lagrangian techniques, subpartitions and fractional pel searches according to the codec standard.
- Efficient evaluation of multiple user-defined motion vector candidates transparently to the rest of the algorithm.

Toolset available to enable the efficient exploration of the large design space and the generation of the RTL configuration file for the hardware processor library.



Applications

configuration

Video coding (H.264,MPEG-4. MPEG-2, VC-1, AVS) Video enhancement

applications such as frame rate conversion, de-interlacing, superresolution and video stabilization.




Fig.1.b base processor configuration

Tools

A toolset has been developed that enables the algorithm designer access to the hardware features without any knowledge of the processor microarchitecture. The toolset IDE is shown in Fig.2 as a fully integrated environment composed of a compiler, assembler, cycle accurate model and RTL export. The algorithm designer can create a new algorithm for the required application using typical C constructs such as for, while loops and if-else constructs. The compiler automatically recognises the search points that correspond to fractional-pel searches and generates the correct instructions.

Parallelism is extracted by the compiler by coding search patterns composed of a variable number of search points in a single instruction. The hardware analyses the instruction and distributes the load to the available execution units. Using the cycle accurate model the designer can quickly explore the performance of many configurations in terms of frame per second throughput, compressed video bitand PSNR, hardware complexity power/energy consumption. The impact of changes in the original search algorithm can be evaluated before exporting the selected configuration hardware file and program binary. The final implementation be generated by processing configuration file and the rest of the RTL processor description with standard tools such as Synplicity and/or Xilinx ISE.

Deliverables

Toolset (compiler, cycle accurate model and analysis tools available at http://sharpeye.borelspace.com/), VHDL configurable processor description, VHDL testbench, FPGA prototype implementation using the PCI bus also available together with the original design team. Contact us at eejlny@bris.ac.uk to learn more

PROCESSOR	CYCLES PER	FPGA	MEMORY
CONFIGURATION	MB (1080P	COMPLE	(BRAMS)
CONTIGULATION	FRAMES PER	XITY	(BRTINIS)
	SECOND)	(LUTS)	
Intel P4 C code	~ 30,000	N/A	N/A
(Integer search)	ŕ		
Intel P4 SSE2	~ 6,000	N/A	N/A
assembly (Integer			
search)			
Intel P4 SSE2	~ 14,000	N/A	N/A
assembly (Fractional	(+~6000 half		
search)	pel		
,	interpolation)		
One integer	785 (30 FPS	~2,800	21 BRAMs (~10% of
execution unit	at 200 MHz)	(~9%	Virtex-4 SX35/2
(Integer search)		Virtex-4	reference windows of
		SX35)	112x128 pixels each)
One integer and one	966 (25 FPS	~9,700	33 BRAMS (~17% of
fractional execution	at 200 MHz)	(~30% of	Virtex-4 SX35/2
units		Virtex-4	reference windows of
(Fractional search)		SX35)	112x128 pixels each)
Three integer and	566 (43 FPS	~14,500	79 BRAMS (~41% of
two fractional	at 200 MHz)	(~47% of	Virtex-4 SX35/2
execution units		Virtex-4	reference windows of
(Fractional search)		SX35)	112x128 each)

Table 1. Evaluation of fast motion estimation search using 1080P high definition sequences. H.264 integer hexagon search algorithm with square refine, up to 8 MV candidates, Lagrangian MV cost optimization, 112x128 search reference area. Fractional refinement adds 2 diamond half-pel interactions followed by 2 diamond quarter-pel interactions. Intel P4 results included as a computational complexity reference. Core frequency of 200 MHz in Virtex-4 devices.




Fig.2 processor development toolset