Easy development of motion estimation algorithms and processors: Tutorial Authors: Jose Luis Nunez-Yanez, George Vafiadis, Trevor Spiteri Version: 2009.1 (April 2009)

1. Overview

The Motility motion estimation processor is a reconfigurable ASIP (Application Specific Instruction Set Processor) designed to execute user-defined block-matching motion estimation algorithms optimized for hybrid video codecs such as MPEG-2, MPEG-4, H.264 AVC and Microsoft VC-1. The core offers scalable performance dependent on the features of the chosen algorithm and the number and type of execution units implemented. The ability to program the search algorithm to be used, and to reconfigure the underlying hardware that it will execute on, combines to give an extremely flexible motion estimation processing platform.

A base configuration consisting of a single 64-bit integer pipeline, capable of processing 1080p HD video at 30 frames per second using a hexagonal motion estimation search followed by a square refine (as used the x264) with 1 reference frame and 16x16 block size can be implemented in 2,300 FPGA logic cells. In contrast, a complex configuration including support for motion vector candidates, sub-blocks, motion vector costing using Lagrangian optimization, four integer-pel execution units and one fractional-pel execution unit plus interpolation will need around 14,000 logic cells. A simplified diagram illustrating these two configurations is shown in Fig. 1. At least one integer-pel execution unit must always be present to generate a valid processor configuration but the others units are optional, and are configured at synthesis time.




Fig.1.a Complex processor configuration




Fig.1.b base processor configuration

1.1 Features

- Intuitive and easy programming using a c-like syntax of user-defined block matching motion estimation algorithms.
- Highly configurable architecture enables the designer to optimize the hardware for the selected algorithm.
- Binary compatibility so that once an algorithm has been compiled it can be executed by any hardware configuration.
- Support of advance features such as rate distortion optimization using Lagrangian techniques, sub-partitions and fractional pel searches according to the codec standard.
- Efficient evaluation of multiple user-defined motion vector candidates transparently to the rest of the algorithm.
- ◆ Toolset available to enable the efficient exploration of the large design space and the generation of the RTL configuration file for the hardware processor library.

1.2 Applications

- ◆ Video coding (H.264, MPEG-4, MPEG-2, VC-1, AVS)
- ♦ Video enhancement applications such as frame rate conversion, de-interlacing, super-resolution and video stabilization.

1.3 Tools

A toolset has been developed that enables the algorithm designer access to the hardware features without any knowledge of the processor microarchitecture. The toolset IDE is a fully integrated environment composed of a compiler, assembler, cycle accurate model and RTL export. The algorithm designer can create a new algorithm for the required application using typical C constructs such as for, while loops and if-else constructs. The compiler automatically recognises the search points that correspond to fractional-pel searches and generates the correct instructions.

Parallelism is extracted by the compiler by coding search patterns composed of a variable number of search points in a single instruction. The hardware analyses the instruction and distributes the load to the available execution units. Using the cycle accurate model the designer can quickly explore the performance of many configurations in terms of frame per second throughput, compressed video bitrate and PSNR, hardware complexity and power/energy consumption.

The impact of changes in the original search algorithm can be evaluated before exporting the selected configuration hardware file and program binary. The final implementation can then be generated by processing the configuration file and the rest of the RTL processor description with standard tools such as Synplicity and/or Xilinx ISE.

1.4 Deliverables

Toolset (compiler, cycle accurate model, documentation and analysis tools), VHDL configurable processor description, VHDL testbench, FPGA prototype implementation using the PCI bus also available together with the original design team.

PROCESSOR	CYCLES PER MB	FPGA	MEMORY
CONFIGURATION	(1080P FRAMES PER	COMPLEXITY	(BRAMS)
	SECOND)	(LUTS)	
Intel P4 C code	~ 30,000	N/A	N/A
(Integer search)			
Intel P4 SSE2 assembly (Integer	~ 6,000	N/A	N/A
search)			
Intel P4 SSE2 assembly	~ 14,000	N/A	N/A
(Fractional search)	(+ ~6000 half pel		
	interpolation)		
One integer execution unit	785 (30 FPS at 200	~2,800 (~9% of	21 BRAMs (~10% of Virtex-4
(Integer search)	MHz)	Virtex-4 SX35)	SX35/2 reference windows of
			112x128 pixels each)
One integer and one fractional	966 (25 FPS at 200	~9,700 (~30% of	33 BRAMS (~17% of Virtex-4
execution units	MHz)	Virtex-4 SX35)	SX35/2 reference windows of
(Fractional search)			112x128 pixels each)
Three integer and two fractional	566 (43 FPS at 200	~14,500(~47%	79 BRAMS (~41% of Virtex-4
execution units (Fractional	MHz)	of Virtex-4	SX35/2 reference windows of
search)		SX35)	112x128 each)

Table.1 Evaluation of fast motion estimation search using 1080P high definition sequences. H.264 integer hexagon search algorithm with square refine, up to 8 MV candidates, Lagrangian MV cost optimization, 112x128 search reference area. Fractional refinement adds 2 diamond half-pel interactions followed by 2 diamond quarter-pel interactions. Intel P4 results included as a computational complexity reference.

2. Programming model

2.1 EstimoC Language

EstimoC is a high level language, powerful enough to express a broad range of block matching motion estimation algorithms in a natural way. The Estimo C code is written in the SharpEye Studio or any other compatible editor and is processed by the EstimoC compiler.

The EstimoC has a natural syntax with elements from C and with special structures for the development of motion estimation algorithms. Part of the language is dedicated to the preprocessor and other parts are for the core decode control unit. The preprocessor is a crucial part of the compiler because it provides macro facilities for the development of the algorithms. The preprocessor is behind the flexibility of Estimo C.

In Estimo C, there is no variable data type definition. The data type is obvious from the usage. The variable names are used as an alias of expressions ex. a = 1232 + (12/2)*3. Then you can use the name a instead of the expression. A single search point is defined anonymously without a name. It is possible to be part of a pattern (pattern scope), block scope or global scope. A search point is defined as "check (1, 5)".

2.2 Preprocessor Statements

Estimo C preprocessor has all the traditional conditional and looping structures:

- if (expression) {...} if the expression is evaluated to 1 is considered to be true
- if(expression) {...} else {...} if-then-else

- while(expression) {...}
- do {} while(expression)
- for(variable = value to upto-value step value) {...} in the for structure you specify a variable and the range to take (the starting value the goal value and the step).

2.3 Motion Estimation Language Features

2.3.1 Patterns

The pattern is the most important concept for a motion estimation algorithm. The efficiency of the algorithm is based on the underline pattern used. In EstimoC there are three ways to define a pattern:

- 1. Using the graphical pattern generator, you specify the coordinates of the point offsets.
- 2. Using a static pattern specification (preferred), an example is given below:

```
Pattern(hexagon) {
    check(1,2)
    check(2,0)
    check(1,-2)
    check(-1,-2)
    check(-2,0)
    check(-1,2)
}
```

Using this syntax we define a new pattern, named hexagon. The statement "check(hexagon);" after the pattern's definition, instructs the motion estimation control unit to calculate the sum of absolute differences (SAD) for each motion vector specified in the pattern and the one with the smallest SAD is the winning motion vector, the ID of this vector is stored in a register which can be referenced from EstimoC programs using the WINID identifier. The sum of absolute differences can also be referenced using the SAD identifier used for example in the UMH (Uneven Multi-Hexagon Cross search) implementation available in the samples directory. For two sequential check commands "check(hexagon); check(hexagon)" The processor will calculate the best match from the first pattern and the next check is applied to a new origin based on the winning vector of the first pattern.

2.3.2 Dynamic Pattern Generation.

The dynamic pattern generation is the most advanced method to specify a pattern. This functionality is performed in the preprocessor level hence there is no overhead in execution to the hardware unit. The central idea is to generate all the pattern points through code. The algorithm designer writes a sequence of simple check instructions in the form check(x,y) followed by the "update;" instruction. All simple point checks are collected from the compiler and a new pattern is generated, this pattern is checked by the hardware unit. Using the program statements supported by the preprocessor it is possible to generate a great variety of motion estimation algorithms expressed in a natural way.

3. Getting started with the tools

After clicking on SharpEye.exe the designer is presented with window shown in Fig.2. At this point the designer can either do *file -> new* and create a new *name.est* file defining a new motion estimation algorithm or open an already developed motion estimation algorithm. In this tutorial we

will open the *hex.est* hexagonal search file available in the samples subdirectory. The source code for *hex.est* is illustrated in Fig.3. It corresponds to an integer hexagonal search with up to 8 interactions followed by a square refinement and then followed by up to 2 half-pel diamonds and 2 quarter-pel diamonds. The point centered at (0,0) is search first and then the rest of the algorithm executes. The WINID checks take care of breaking the loop once the winning position in an interaction is centered in the middle of the pattern. The compiler button indicated in Fig.4 is used to compile the source code into the binary code ready to be executed by the processor.




Fig.3. hex.est source code

Fig.4. Launching the compiler

Any problems during compilation are reported in the IDE and can be corrected by the designer. Once compilation is successful the results of the process are displayed in a new window. The assembly view in this window is visible in Fig.5. The binary itself for the program and pattern memory can also be checked together with the configuration of the compiler. The results of the compilation are written in the estimo.output directory created in the same directory in which the original source code is available. Notice that there are two binaries produced in the output the *program memory* that defines the search algorithm and the *patterns memory* that defines all the patterns used during the search process.




Fig.5. Launching the cycle accurate simulator

The cycle accurate model window enables the exploration of multiple processor configurations for the candidate algorithm just compiled. The options available enable using different number of integer and/or fractional pel execution units to evaluate the effects on performance and energy comsumption, options such as using motion vector candidates and/or Lagrangian optimization are also available both of which have positive effects in reducing the bit rate. H.264 options such as using more than one reference frames and/or sub-partitions are also available. Notice that if you intend to use motion vector candidates your source code should start checking the (0,0) point as shown in the example of Fig.3. This is a good idea since the processor will evaluate all the motion vector candidates using the first instruction of the program. Then the (0.0) point will be offset by each motion vector candidate and evaluated. The winner of this initial search will then be used as the starting point for the rest of the algorithm. Fig. 6 shows the options available under the cycle accurate model view using a different sample algorithm consisting of a number of diamonds searches followed by small full search fractional refinement. Once the algorithm binaries, processor configuration and input video data have been set the designer will click on run to execute the cycle accurate simulation. The results of the simulation are also visible in the same window and can be plotted using the *new plot* button. The plots enable quick exploration of different configuration comparing the results according different requirements: power, throughput, bit rate, hardware resources, etc. The table button launches a different view that enables the designer to select the configuration that meets his or her application requirements. The *table* view also enables

renaming the plot points to names more representative of the configuration details. Once the designer is happy with the quality of results and performance of his software algorithm and hardware configuration he/she can generate a VHDL configuration file from the *table* window. This configuration file can then be added to the VHDL hardware library that contains the sources for the configurable processor description. This configuration vhd together with the rest of the hardware library can then be synthesized using standard tools such as Simplicity and/or Xilinx ISE to obtain the final bistream implementation.




Fig.6. Design space exploration view

4. Conclusions

New video coding standards such as h.264 include a plethora of options for performing motion estimation that can be efficiently exploited using the programmable and configurable motion estimation processor technology described in this paper. The compiler tool chain enables a designer to quickly optimize the core for a particular application in a very short time. The current processor implementation has been prototyped in Xilinx FPGAs clocking at 200 MHz in a Virtex-4 SX35 device. Porting to another FPGA or ASIC technologies should not represent a problem since the RTL is fully synchronous and specific building blocks such as the dual-port RAM memories are generally available. Contact us at eejlny@bristol.ac.uk if you would like to know more and get access to the RTL library.