

# Georgios Vavouliotis

✉ [gvavou5@gmail.com](mailto:gvavou5@gmail.com) • [gvavou5.github.io](https://github.com/gvavou5) • [in georgios-vavouliotis](https://www.linkedin.com/in/georgios-vavouliotis)

## Research Interests

**Computer Architecture, High Performance Computing, Machine Learning for Computer Architecture, Data Centers;** identifying and exploiting the predictability of programs to design  $\mu$ architectural prefetching and prediction mechanisms for the cache and the TLB hierarchy, improving cache/TLB management for emerging applications with large data and code footprints, leveraging machine learning algorithms to design intelligent  $\mu$ architectural components, and re-thinking  $\mu$ architectural designs for server and data center applications.

## Education

- Universitat Politècnica de Catalunya (UPC)** **Barcelona**
  - Doctor of Philosophy (Ph.D.), Advisors: Dr. Marc Casas, Dr. Lluç Alvarez Sept 2018–Dec 2022
  - Advanced Hardware Prefetching in Virtual Memory Systems** (Cum Laude Award)
- National Technical University of Athens (NTUA)** **Athens**
  - Diploma on Electrical & Computer Engineering (M.Sc. equivalent), **GPA: 8.9/10** Sept 2012–March 2018
  - Academic Directions:
    - Computer Systems & Software
    - Computer Networks and Networks Security
    - Signal Processing, Automatic Control, and Robotics

## Employment

- Huawei Zurich Research Center** **Zurich**
  - Senior Researcher April 2024–now
- Huawei Zurich Research Center** **Zurich**
  - Postdoctoral Researcher Feb 2023–Feb 2024
- Huawei Zurich Research Center** **Zurich**
  - Research Internship Nov 2021–April 2022
  - Impact of Concurrent Java Garbage Collectors on Cache Locality
- Barcelona Supercomputing Center (BSC-CNS)** **Barcelona**
  - Researcher at Computer Architecture & Operating Systems Group Sept 2018–Dec 2022
- National Technical University of Athens (NTUA)** **Athens**
  - Research Student at Computer Systems Laboratory (CSLab) Feb 2018–July 2018

## Honors and Awards

- Future Star Award** 🏆 **Zurich**
  - For my research contributions to microarchitectural designs of Huawei 2025
- Skyline Award (by Huawei)** 🏆 **Zurich**
  - For the [A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering](#) paper 2024
- HiPEAC 2024 Paper Award** 🏆 **Edinburgh**
  - For the [A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering](#) paper 2024
- Cum Laude Ph.D. Award** 🏆 **Spain**
  - For my Ph.D. dissertation entitled *Advanced Hardware Prefetching in Virtual Memory Systems* 2023
- Hisilicon Core Star Award (by Huawei)** 🏆 **Zurich**
  - For the [Concurrent GCs and Modern Java Workloads: A Cache Perspective](#) paper 2023
- Best Paper Award - ISMM 2023** 🏆 **Orlando**
  - For the [Concurrent GCs and Modern Java Workloads: A Cache Perspective](#) paper 2023

<ul style="list-style-type: none"> <li>○ <b>HiPEAC 2022 Paper Award</b> 🏆</li> <li>○ For the <a href="#">Page Size Aware Cache Prefetching</a> paper</li> </ul>	Chicago 2022
<ul style="list-style-type: none"> <li>○ <b>Travel Grant for ISCA'22</b></li> <li>○ ISCA 2022 Conference</li> </ul>	New York 2022
<ul style="list-style-type: none"> <li>○ <b>HiPEAC 2021 Paper Award</b> 🏆</li> <li>○ For the <a href="#">Morrigan: A Composite Instruction TLB Prefetcher</a> paper</li> </ul>	Virtual 2021
<ul style="list-style-type: none"> <li>○ <b>HiPEAC 2021 Paper Award</b> 🏆</li> <li>○ For the <a href="#">Exploiting Page Table Locality for Agile TLB Prefetching</a> paper</li> </ul>	Virtual 2021
<ul style="list-style-type: none"> <li>○ <b>Best Poster Award</b> 🏆</li> <li>○ 2021 ACM School on HPC Computer Architectures for AI and Dedicated Applications</li> </ul>	Virtual 2021
<ul style="list-style-type: none"> <li>○ <b>2019 FPI Doctoral Fellowship</b> 🏆</li> <li>○ Funded by Spanish Government (MINECO)</li> </ul>	Barcelona 2019-2022
<ul style="list-style-type: none"> <li>○ <b>Travel Grant for ASPLOS'20</b></li> <li>○ ASPLOS 2020 Conference</li> </ul>	Lausanne/Virtual 2020
<ul style="list-style-type: none"> <li>○ <b>Mathematics Award - National Technical University of Athens</b> 🏆</li> <li>○ Excellent marks in all mathematical courses during the first two years.</li> </ul>	Athens 2014
<ul style="list-style-type: none"> <li>○ <b>"The Great Moment of Education" Eurobank EFG Scholarship</b> 🏆</li> <li>○ Highest rank in National Qualifications Exams in my school</li> </ul>	Chalkida 2012

## Peer-Reviewed Conference Publications

- [1] **Georgios Vavouliotis\***, Dimitrios Chasapis\*, Daniel A. Jiménez, Marc Casas, [Instruction-Aware Cooperative TLB and Cache Replacement Policies](#). Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Rotterdam, April 2025. (to appear).
- [2] **Georgios Vavouliotis**, Marti Torrents, Boris Grot, Kleovoulos Kalaitzidis, Leeor Peled, Marc Casas, [To Cross, or Not to Cross Pages for Prefetching?](#). Proceedings of the 31st International Symposium on High-Performance Computer Architecture (HPCA), Las Vegas, March 2025. (to appear).
- [3] Alexandre Valentin Jamet, **Georgios Vavouliotis**, Lluc Alvarez, Daniel A. Jiménez, Marc Casas, [Practically Tackling Memory Bottlenecks of Graph-Processing Workloads](#). Proceedings of the 38th IEEE International Parallel & Distributed Processing Symposium (IPDPS), San Francisco, May 2024.
- [4] Alexandre Valentin Jamet, **Georgios Vavouliotis**, Lluc Alvarez, Daniel A. Jiménez, Marc Casas, [A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering](#). Proceedings of the 30th International Symposium on High-Performance Computer Architecture (HPCA), Edinburgh, March 2024.
- [5] Maria Carpen-Amarie, **Georgios Vavouliotis**, Konstantinos Tovletoglou, Boris Grot, Rene Mueller, [Concurrent GCs and Modern Java Workloads: A Cache Perspective](#). Proceedings of the 2023 ACM SIGPLAN International Symposium on Memory Management (ISMM), Orlando, June 2023. [**Best Paper Award** 🏆]
- [6] **Georgios Vavouliotis**, Gino Chancon, Lluc Alvarez, Paul V. Gratz, Daniel A. Jiménez, Marc Casas, [Page Size Aware Cache Prefetching](#). Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture (MICRO), Chicago, Oct 2022.
- [7] **Georgios Vavouliotis**, Lluc Alvarez, Boris Grot, Daniel A. Jiménez, Marc Casas, [Morrigan: A Composite Instruction TLB Prefetcher](#). Proceedings of the 54th IEEE/ACM International Symposium on Microarchitecture (MICRO), Virtual, Oct 2021.
- [8] **Georgios Vavouliotis**, Lluc Alvarez, Vasileios Karakostas, Konstantinos Nikas, Nectarios Koziris, Daniel A. Jiménez, Marc Casas, [Exploiting Page Table Locality for Agile TLB Prefetching](#). Proceedings of the 48th International Symposium on Computer Architecture (ISCA), Virtual, June 2021. Also presented as a [Poster](#) at the 49th International Symposium on Computer Architecture (ISCA), New York, June 2022.

## Peer-Reviewed Journal/Workshop Publications and Posters

- [1] **Georgios Vavouliotis**, Gino Chancon, Lluc Alvarez, Paul V. Gratz, Daniel A. Jiménez, Marc Casas, [Leveraging Page Size Information to Enhance Data Cache Prefetching](#). Poster at the 2021 ACM Summer School on HPC Computer Architectures for AI and Dedicated Applications, Virtual, Aug 2021. [**Best Poster Award** 🏆]
- [2] **Georgios Vavouliotis**, Lluc Alvarez, Marc Casas, [Pushing the envelope on free TLB prefetching](#). Proceedings of the 8th BSC Doctoral Symposium, Virtual, May 2021.

[3] **Georgios Vavouliotis**, *Cost-Effective Instruction TLB Prefetching*. Second Young Architect Workshop (YArch 2020). In conjunction with The 25th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Virtual, March 2020.

## Dissertations

---

[1] **Georgios Vavouliotis** "*Advanced Hardware Prefetching in Virtual Memory Systems*". Book of my Doctoral dissertation. [Cum Laude Award 🏆]

**Thesis Statement:** *Hardware TLB prefetching can reduce the address translation overheads posed with applications with large data and code footprints while exploiting address translation metadata available at the microarchitecture and runtime levels can improve the performance of cache prefetchers.*

[2] **Georgios Vavouliotis**, Goumas Georgios, "*Performance Analysis of TLB Prefetching Mechanisms*". Book of my Diploma thesis (in Greek).

## Invited Talks

---

- |  |                                  |
|--|----------------------------------|
| ○ <b>Importance of Single-Thread Performance in the Many-Core Era</b><br><i>SPARKS Workshop (colocated with ISCA 2024)</i>                                       | <b>Buenos Aires</b><br>July 2024 |
| ○ <b>Microarchitectural Prediction and Prefetching in Virtual Memory Systems</b><br><i>AMD Research</i>  | <b>Online</b><br>May 2024        |
| ○ <b>Advanced Hardware Prefetching in Virtual Memory Systems</b><br><i>6th Computing Systems Research Day @ CSLab</i>  | <b>Athens</b><br>Jan 2023        |
| ○ <b>Page Size Aware Cache Prefetching</b><br><i>55th IEEE/ACM International Symposium on Microarchitecture (MICRO)</i>  | <b>Chicago</b><br>Oct 2022       |
| ○ <b>Morrigan: A Composite Instruction TLB Prefetcher</b><br><i>Huawei Zurich Research Center</i>  | <b>Zurich</b><br>Dec 2021        |
| ○ <b>Morrigan: A Composite Instruction TLB Prefetcher</b><br><i>54th IEEE/ACM International Symposium on Microarchitecture (MICRO)</i>                           | <b>Virtual</b><br>Oct 2021       |
| ○ <b>Leveraging Page Size Information to Enhance Data Cache Prefetching</b><br><i>ACM School on HPC Computer Architectures for AI and Dedicated Applications</i> | <b>Virtual</b><br>Aug 2021       |
| ○ <b>Exploiting Page Table Locality for Agile TLB Prefetching</b><br><i>48th International Symposium on Computer Architecture (ISCA)</i>                         | <b>Virtual</b><br>June 2021      |
| ○ <b>Pushing the Envelope on Free TLB Prefetching</b><br><i>8th BSC Doctoral Symposium</i>   | <b>Virtual</b><br>May 2021       |

## Technical Reviewer for Conferences and Journals

---

- International Symposium on Computer Architecture (ISCA'25)
- International Symposium on High-Performance Computer Architecture (HPCA'25)
- IEEE Micro
- International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'25)
- International Symposium on Microarchitecture (MICRO'24)
- International Symposium on Computer Architecture (ISCA'24)
- European Conference on Parallel and Distributed Computing (Euro-Par'24)
- International Symposium on High-Performance Computer Architecture (HPCA'24, Artifact Evaluation)
- Journal of Parallel and Distributed Computing (JPDC'23)
- IEEE Access 2023
- ACM Transactions on Architecture and Code Optimization (TACO'23)
- IEEE Supercomputing Conference (SC'21)
- IEEE Transactions on Computers (2021)
- ACM International Conference on Computing Frontiers (CF'21)

## Professional Activities - Leadership & Service

---

- **ISCA'24** **Buenos Aires**
- [Website Chair](#) **2024**

## Teaching Experience

---

- **Private Tutor** **Athens**
- *C programming, Computer Architecture, Automatic Control for undergraduate students* **2013–2018**
- **Lab Assistant at National Technical University of Athens (NTUA)** **Athens**
- *C programming* **2013-2017**

## Selected Press

---

- **TCuArch Interview** **youtube**
- [What attracted you to research computer architecture and systems?](#) **Dec 2022**
- **Page Size Aware Cache Prefetching** **easypf.net**
- [Oct Newsletter of easypf.net](#) – *Among the Most Interesting MICRO '22 Papers* **Oct 2022**

## Languages

---

- Greek (Native)
- English
- Italian (Beginner)
- Spanish (Beginner)