

# 01. Intro the Verilog


#### Content


- 1. Install the Verilog
- 2. Install the notepad++
- 3. Install the plugin for Verilog
- 4. Test the file



#### 1. Install the Verilog

• Go to the <a href="http://bleyer.org/icarus/iverilog-v11-20190809-x64\_setup.exe">http://bleyer.org/icarus/iverilog-v11-20190809-x64\_setup.exe</a>







### 2. Install the Notepad++

• Go to <a href="https://github.com/notepad-plus-plus/notepad-plus-plus/releases/download/v7.8.5/npp.7.8.5.Installer.exe">https://github.com/notepad-plus-plus/notepad-plus-plus/notepad-plus-plus/releases/download/v7.8.5/npp.7.8.5.Installer.exe</a>




### 3. Install the plugin for Verilog


1 플러그인 – 플러그인 관리



2 NppEx 찾고 체크 한 후 설치버튼 클릭




3 Code 입력부분 밑에 Console창 생긴것을 확인할 수 있다.



# 3. Example Verilog 01 – Hello World


1 관리자 권한으로 실행



4 원하는 폴더에 simple.v로 저장



2 파일 – 새 파일



🦒 highlight된것을 확인

3 Type the code

6 하단 Console창에 입력

### 3. Example Verilog 02 – Logic Gate

1 functions.v 파일 만들기

```
functions, v ⋈ ☐ functions_tb, v ⋈
        module functions (a,b,f and, f or, f not, f nand, f nor, fxor, f xnor);
            input a, b:
            output f and, f or, f not, f nand, f nor, fxor, f xnor;
            assign f and
                           = a & b;
            assign f or
                             = a | b:
            assign f not
            assign f nand
                           = ~(a & b);
            assign f nor
                             = \sim (a \mid b);
  9
            assign f xor
            assign f xnor = \sim (a ^ b);
        endmodule
```

2 functions\_tb.v 파일 만들기

```
📑 functions, v 🗵 📙 functions_tb, v 🗵
       `timescale lns/lns
      module functions tb;
          reg a,b;
          wire f and, f or, f not, f nand, f nor, fxor, f xnor;
          functions f (a,b,f and, f or, f not, f nand, f nor, fxor, f xnor);
          initial begin
          $display("time\ta\tb\tand\tor\tnot\tnand\tnor\txor\txnor");
          a = 0;
          b = 0:
          # 5 $finish;
     □initial begin
          $time, a, b, f and, f or, f not, f nand, f nor, fxor, f xnor);
      always \#1 a = !a;
      always #2 b = !b;
```

vvp functions vvp functions Process started (PID=61344) >>>

ime	a	ь	and	or	not	nand	nor	xor	xno
0:	0	0	0	0	1	1	1	Z	1
1:	1	0	0	1	0	1	0	Z	0
2:	0	1	0	1	1	1	0	Z	0
3:	1	1	1	1	0	0	0	Z	1
4:	0	0	0	0	1	1	1	Z	1
5:	1	0	0	1	0	1	0	Z	0
/// D	rocece fi	niched (DTI	1-61244	(Evit code 0)					

# 3. Example Verilog 03 – gtkwave

1 andOrNot.v파일

4 실행 - cmd

```
      필요 실행
      X

      로로그램, 폴더, 문서, 또는 인터넷 주소를 입력하여 해당 항 몫을 열 수 있습니다.
      보고 있습니다.

      열기(②):
      ★

      확인
      취소

      찾아보기(图)...
```

2 andOrNot\_tb.v 파일

```
🔚 andOrNot, v 🗵 📙 andOrNot_tb, v 🗵
        timescale lns/100ps
        `include "andOrNot.v"
       module andOrNot tb;
          wire A, B, C, D, E;
          integer k=0:
          assign \{A,B,C\} = k;
          andOrNot the circuit(A, B, C, D, E);
12
          initial begin
              $dumpfile("andOrNot.vcd");
14
              $dumpvars(0, andOrNot tb);
              for (k=0; k<8; k=k+1)
16
               #10 $display("done testing case %d", k);
19
              Sfinish:
22
        endmodule
```

3 Console창을 통한 debug

```
Console
iverilog -o andOrNot.vvp andOrNot_tb.v
iverilog -o andOrNot.vvp andOrNot tb.v
Process started (PID=57896) >>>
<<< Process finished (PID=57896). (Exit code 0)
vvp andOrNot.vvp
vvp andOrNot,vvp
Process started (PID=48716) >>>
VCD info: dumpfile andOrNot, vcd opened for output.
done testing case
<<< Process finished (PID=48716). (Exit code 0)
```

5 Command창에 아래와 같이 기입



6 gtkwave 실행화면

