

# Assignment 01 Make Logic Gates

#### Content

1. AND

5. NOR

2. **OR** 

6. XOR

NOT

7. XNOR


4. NAND



## **AND Gate**


### **AND Gate**

#### **AND Gate**



#### AND Gate in Console


## AND Gate in gtkwave



## **OR Gate**


### **OR Gate**

#### OR Gate



#### OR Gate in Console

## OR Gate in gtkwave



## **NOT Gate**


### **NOT Gate**

**NOT Gate** 

Symbol	Truth Table		
A 0 1 0 Q	А	Q	
	0	1	
Inverter or NOT Gate	1	0	

#### NOT Gate in Console


## NOT Gate in gtkwave



## **NAND Gate**


### **NAND Gate**

#### NAND Gate



#### NAND Gate in Console


## NAND Gate in gtkwave



## **NOR Gate**


### **NOR Gate**

#### **NOR Gate**



#### NOR Gate in Console

## NOR Gate in gtkwave



## **XOR Gate**


### **XOR Gate**

#### **XOR Gate**

Symbol	Truth Table		
A O D = 1 Q  2-input Ex-OR Gate	В	Α	Q
	0	0	0
	0	1	1
	1	0	1
	1	1	0

#### XOR Gate in Console

## XOR Gate in gtkwave



## **XNOR Gate**

### **XNOR Gate**

#### XNOR Gate

Symbol	Truth Table		
A Q B Q 2-input Ex-NOR Gate	В	А	Q
	0	0	1
	0	1	0
	1	0	0
	1	1	1

#### XNOR Gate in Console

## XNOR Gate in gtkwave

