

0.3 pC Charge Injection, 100 pA Leakage CMOS ± 5 V / 5 V / 3 V Dual SPDT Analog Switch

DESCRIPTION

The DG636E is a dual SPDT CMOS, analog switch, designed to operate from a +3 V to +16 V single supply, or from \pm 3 V to \pm 8 V, dual supplies. The DG636E is fully specified at +3 V, +5 V, and \pm 5 V.

The DG636E offers ultralow charge injection less than $\pm\,0.4$ pC over the entire signal range and leakage currents of 13 pA typical at 25 °C. It offers on resistance of 63 Ω typ., and low parasitic capacitance of 3.7 pF source off, and 8.4 pF Drain on. The part is ideal for analog front end, data acquisition and sample and hold designs providing fast and precision signal switching.

The DG636E switches one of two inputs to a common output as determined by the 3-bit binary address lines: A0, A1, and EN. Each switch conducts equally well in both directions when on, blocks input voltages up to the supply level when off, and exhibits break before make switching action.

All control logic inputs have guaranteed 2 V logic high limits when operating from +5 V or \pm 5 V supplies and 1.4 V when operating from a 3 V supply.

The DG636E operating temperature range is specified from -40 °C to +125 °C. It is available in 14 lead TSSOP and the space saving 1.8 mm x 2.6 mm miniQFN package.

FEATURES

 Ultra low charge injection (Less than ± 0.3 pC, typ. over the full analog signal range)




RoHS COMPLIANT

- Leakage current < 0.5 nA max. at 85 °C (for DG636EEQ-T1-GE4)
- Low switch capacitance (C_{S(off)}, 3.7 pF typ.)
- Fully specified with single supply operation at 3 V, 5 V, and dual supplies at ± 5 V
- CMOS / TTL compatible
- 700 MHz, -3 dB bandwidth
- Excellent isolation and crosstalk performance (typ. > -60 dB at 10 MHz)
- Fully specified from -40 °C to +85 °C and -40 °C to +125 °C
- 14 pin TSSOP and 16 pin miniQFN package (1.8 mm x 2.6 mm)
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- · Data acquisition systems
- Medical instruments
- Precision instruments
- Communications systems
- Automated test equipment
- Sample and hold circuit
- · Relay replacement

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



ENABLE = Hi, all switches are controlled by addr pins. ENABLE = Lo, all switches are off.


xx = Date/Lot Traceability Code

Device Marking: Yxx for DG636E

Pin 1

(miniQFN16)

Yxx





TRUTH TABLE			
ENABLE	SELECT	ED INPUT	ON SWITCHES
INPUT	A1	A0	DG636E
L	Х	Х	All Switches Open
Н	L	L	D1 to S1A, D2 to S2A
Н	L	Н	D1 to S1B, D2 to S2A
Н	Н	L	D1 to S1A, D2 to S2B
Н	Н	Н	D1 to S1B, D2 to S2B

ORDERING INFORMATION					
TEMP. RANGE	PACKAGE	PART NUMBER			
-40 °C to +125 °C a	14 pin TSSOP	DG636EEQ-T1-GE4			
-40 C t0 +125 C *	16 pin miniQFN	DG636EEN-T1-GE4			

Note

a. -40 °C to +85 °C datasheet limits apply.

ABSOLUTE MAXIMUM RATINGS	(T _A = 25 °C, unless other	wise noted)	
PARAMETER		LIMIT	UNIT
V+ to V-		-0.3 to +18	
GND to V-		18	
V _S , V _D		(V-) -0.3 to (V+) + 0.3 or 30 mA, whichever occurs first	V
Digital inputs ^a		(GND) -0.3 to (V+) + 0.3	
Continuous current (any terminal)		30	mA
Peak current, S or D (pulsed 1 ms, 10 % duty of	cycle)	100	
Storage temperature		-65 to +150	°C
Power dissipation (package) ^b	14 pin TSSOP ^c	450	mW
Power dissipation (package)	16 pin miniQFN ^{d, e}	525	TITIVV
Thermal resistance (package) ^b	14 pin TSSOP	178	°C/W
Thermal resistance (package) ~	16 pin miniQFN	152	C/VV
ESED / HBM	EIA / JESD22-A114-A	2K	V
ESD / CDM	EIA / JESD22-C101-A	1K	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Latch up	JESD78	300	mA

Notes

- $a. \ \ Signals \ on \ S_X, \ D_X, \ or \ IN_X \ exceeding \ V+ \ or \ V- \ will \ be \ clamped \ by \ internal \ diodes. \ Limit \ forward \ diode \ current \ to \ maximum \ current \ ratings$
- b. All leads welded or soldered to PC board
- c. Derate 5.6 mW/°C above 70 °C
- d. Derate 6.6 mW/°C above 70 °C
- e. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection



		TEST CONDITIONS			-40 °C to	+125 °C	-40 °C t	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 5 V, V- = -5 V V _{IN A0, A1, AND ENABLE} = 2 V, 0.8 V ^a	TEMP.b	TYP. °	MIN. d	MAX. d	MIN. d	MAX. d	UNIT
Analog Switch									
Analog signal range e	V _{ANALOG}		Full	-	-5	5	-5	5	V
Drain-source On-resistance	R _{DS(on)}	$I_S = 1 \text{ mA}, V_D = -3 \text{ V}, 0 \text{ V}, +3 \text{ V}$	Room Full	63	-	96 129	-	96 115	
On-resistance match	$\Delta R_{DS(on)}$	I _S = 1 mA, V _D = ± 3 V	Room	0.3	-	2	-	2	Ω
On-resistance flatness	R _{flat(on)}	I _S = 1 mA, V _D = -3 V, 0 V, +3 V	Room	15	-	19	-	19	
Switch off	I _{S(off)}		Room	± 0.0004	-0.1 -18	0.1	-0.1 -0.5	0.1	
leakage current (for 14 pin TSSOP)	I _{D(off)}	V+ = 5.5 V, V- = -5.5 V $V_D = \pm 4.5 \text{ V}, V_S = \mp 4.5 \text{ V}$	Room	± 0.001	-0.1	0.1	-0.1	0.1	
Switch on		V+ = 5.5 V. V- = -5.5 V.	Full Room	± 0.013	-18 -0.1	18 0.1	-0.5 -0.1	0.5 0.1	
leakage current (for 14 pin TSSOP)	I _{D(on)}	$V_D = V_S = \pm 4.5 \text{ V}$	Full	-	-18	18	-0.5	0.5	nA
Switch off	I _{S(off)}	V+ = 5.5 V. V- = -5.5 V	Room Full	± 0.0004	-1 -18	1 18	-1 -2	2	
leakage current (for 16 pin miniQFN)	I _{D(off)}	$V_D = \pm 4.5 \text{ V}, V_S = \mp 4.5 \text{ V}$	Room	± 0.001	-1 -18	1 18	-1 -2	1 2	
Switch on		V+ = 5.5 V, V- = -5.5 V,	Room	± 0.013	-10	1	-2 -1	1	
leakage current (for 16 pin miniQFN)	I _{D(on)}	$V_D = V_S = \pm 4.5 \text{ V}$	Full	-	-18	18	-2	2	
Digital Control	<u> </u>		<u> </u>		I	ı	ı	ı	1
Input current, V _{IN} low	I _{IL}	V _{IN A0, A1, and ENABLE} Under test = 0.8 V	Full	0.00001	-0.1	0.1	-0.1	0.1	μA
Input current, V _{IN} high	I _{IH}	V _{IN A0, A1, and ENABLE} Under test = 2 V	Full	0.00001	-0.1	0.1	-0.1	0.1	μr
Input capacitance	C _{IN}	f = 1 MHz	Room	5	-	-	-	-	pF
Dynamic Characteristi	cs		1		T	1	1	1	1
Transition time	t _{TRANS}	$V_{S(CLOSE)} = 3 \text{ V}, V_{S(OPEN)} = 0 \text{ V},$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	Room Full	26	-	52 62	-	52 59	
		·	Room	24	-	46	-	46	
Turn-on time	t _{ON}	$R_L = 300 \Omega, C_L = 35 pF$	Full	-	-	58	-	52	
Turn-off time	t _{OFF}	$V_S = \pm 3 \text{ V}$	Room	19	-	55	-	55	ns
	011		Full	-	-	61	-	59	
Break-before-make time	t _{BBM}	$V_{S} = 3 \text{ V}$ $R_{L} = 300 \Omega, C_{L} = 35 \text{ pF}$	Room Full	5 -	2	-	2	-	
Charge injection e	Q _{INJ}	$V_{GEN} = 0 \text{ V}, R_{GEN} = 0 \Omega, C_L = 1 \text{ nF}$	Room	-0.33	-	-	-	-	рС
Off isolation e	OIRR	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$	Room	-63	-	-	-	-	dB
Bandwidth e	BW	$R_L = 50 \Omega, C_L = 5 pF$	Room	700	-	-	-	-	MHz
Channel-to-channel crosstalk ^e	X _{TALK}	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$	Room	-62	-	-	-	-	dB
Source off capacitance e	C _{S(off)}		Room	3.7	-	-	-	-	
Drain off capacitance e	C _{D(off)}	f = 1 MHz	Room	4.4	-	-	-	-	pF
Drain on capacitance e	C _{D(on)}		Room	8.4	-	-	-	=-	



www.vishay.com

Vishay Siliconix

SPECIFICATIONS	FOR DU	JAL SUPPLIES (V+ = 5 V, \	/- = -5 V)					
		TEST CONDITIONS	TEMP. ^b	TYP.°	-40 °C to	+125 °C	-40 °C to	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 5 V, V- = -5 V V _{IN A0, A1, AND ENABLE} = 2 V, 0.8 V ^a			MIN. d	MAX. d	MIN. d	MAX. d	UNIT
Power Supply									
Power supply current	I+		Room	0.0004	-	0.5	-	0.5	
Fower supply current	1+		Full	-	-	1	-	1	
Negative supply	I-	$V_{IN} = 0 \text{ V or V} +$	Room	-0.0004	-0.5	-	-0.5	-	μA
current	'-	VIN = 0 V OI V+	Full	-	-1	-	-1	-	μΑ
Ground current	1		Room	-0.0004	-0.5	-	-0.5	-	
Ground current	I _{GND}		Full	-	-1	-	-1	-	

Notes

- a. Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings
- b. All leads welded or soldered to PC board
- c. Derate 5.6 mW/°C above 70 °C
- d. Derate 6.6 mW/°C above 70 °C
- e. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection



		TEST CONDITIONS			-40 °C to	+125 °C	-40 °C to	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 5 V, V- = 0 V V _{IN AO, A1, AND ENABLE} = 2 V, 0.8 V a	TEMP.b	TYP. c	MIN. d	MAX. d	MIN. d	MAX. d	UNIT
Analog Switch									
Analog signal range e	V _{ANALOG}		Full	-	-	5	-	5	V
Drain-source	D	$I_S = 1 \text{ mA}, V_D = +3.5 \text{ V}$	Room	131	ı	176	-	176	
On-resistance	R _{DS(on)}	ig = 1 ma, v _D = +3.3 v	Full	-	-	224	-	203	
On-resistance match	$\Delta R_{DS(on)}$	$I_S = 1 \text{ mA}, V_D = +3.5 \text{ V}$	Room	0.2	-	3.4	-	3.4	Ω
On resistance materi	Zi iDS(on)	15 = 1 11111, VD = 10.0 V	Full	-	-	5	-	4	32
On-resistance flatness	R _{flat(on)}	$I_S = 1 \text{ mA}, V_D = 0 \text{ V}, +3.5 \text{ V}$	Room	34	1	52	-	52	
On redictaries matrices	· ·iiai(on)	15 - 1 112 t, 15 - 5 t, 15.5 t	Full	-	1	58	-	56	
0 11-1 11	I _{S(off)}	V 55V V 6V	Room	± 0.0002	-0.1	0.1	-0.1	0.1	
Switch off leakage current	-5(011)	V+ = 5.5 V, V- = 0 V $V_D = 1 V / 4.5 V,$	Full	-	-18	18	-0.5	0.5	
(for 14 pin TSSOP)	I _{D(off)}	$V_{S} = 4.5 \text{ V} / 1 \text{ V}$	Room	± 0.0004	-0.1	0.1	-0.1	0.1	
	D(OII)		Full	-	-18	18	-0.5	0.5	
Switch on leakage current	I _{D(on)}	V+ = 5.5 V, V- = 0 V	Room	± 0.0003	-0.1	0.1	-0.1	0.1	
(for 14 pin TSSOP)	ID(on)	$V_D = V_S = 1 \text{ V} / 4.5 \text{ V}$	Full	-	-18	18	-0.5	0.5	
			Room	± 0.0002	-1	1	-1	1	nA
Switch off	I _{S(off)}	V+ = 5.5 V, V- = 0 V	Full	-	-18	18	-2	2	
leakage current (for 16 pin miniQFN)		$V_D = 1 \text{ V} / 4.5 \text{ V},$ $V_S = 4.5 \text{ V} / 1 \text{ V}$	Room	± 0.0004	-1	1	-1	1	
(ст. то р	I _{D(off)}		Full	-	-18	18	-2	2	
Switch on		V+ = 5.5 V, V- = 0 V,	Room	± 0.0003	-1	1	-1	1	
leakage current (for 16 pin miniQFN)	I _{D(on)}	$V_D = V_S = 1 \text{ V} / 4.5 \text{ V}$	Full	-	-18	18	-2	2	
Digital Control									
Input current, V _{IN} low	I _{IL}	V _{IN A0, A1, and ENABLE} Under test = 0.8 V	Full	0.00001	-0.1	0.1	-0.1	0.1	μA
Input current, V _{IN} high	I _{IH}	V _{IN A0, A1, and ENABLE} Under test = 2 V	Full	0.00001	-0.1	0.1	-0.1	0.1	μπ
Input capacitance	C _{IN}	f = 1 MHz	Room	5	-	-	-	-	pF
Dynamic Characteristics	s	,							•
Transition time	t _{TRANS}		Room	43	-	70	-	70	
	TINANS		Full	-	-	161	-	124	
Turn-on time	t _{ON}	$V_{S(CLOSE)} = 3 \text{ V}, V_{S(OPEN)} = 0 \text{ V},$	Room	33	-	55	-	55	
	-014	$R_L = 300 \Omega, C_L = 35 pF$	Full	-	-	82		61	ns
Turn-off time	t _{OFF}		Room	23	-	45	-	45	
	-011		Full	-	-	52	-	50	
Break-before-make-time	t _{BMM}		Room	17	-	-	-	-	
			Full	-	3	-	3	-	
Charge injection e	Q _{INJ}	$C_L = 1 \text{ nF}, R_{GEN} = 0 \Omega, V_{GEN} = 0 V$	Full	-0.04	-	-	-	-	рС
Off-isolation e	OIRR		Room	-64	-	-	-	-	
Channel-to-channel crosstalk ^e	X _{TALK}	f = 10 MHz, R_L = 50 Ω, C_L = 5 pF	Room	-63	-	-	-	-	dB
Bandwidth ^e	BW	$R_L = 50 \Omega$, $C_L = 5 pF$	Room	587	-	-	-	-	MHz
Source off capacitance e	C _{S(off)}			4	-	-	-	-	
Drain off capacitance e	C _{D(off)}	f = 1 MHz	Room	4.7	-	-	-	-	pF
Drain on capacitance e	C _{D(on)}			9	-	-	-	-	



www.vishay.com

Vishay Siliconix

SPECIFICATIONS	FOR SIN	IGLE SUPPLY (V+ = 5 V, V-	- = 0 V)						
		TEST CONDITIONS			-40 °C to +125 °C		-40 °C to +85 °C		
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 5 V, V- = 0 V V _{IN AO, A1, AND ENABLE} = 2 V, 0.8 V ^a	TEMP.b TYP. c		MIN. ^d	MAX. d	MIN. ^d	MAX. d	UNIT
Power Supply									
Power supply current	l+		Room	0.0002	1	0.5	-	0.5	
i ower supply current	14		Full	-	-	1	-	1	
Negative supply current	I-	$V_{IN} = 0 \text{ V or V} +$	Room	-0.0002	-0.5	-	-0.5	-	μA
Negative supply current	-	VIN = 0 V OI V+	Full	-	-1	-	-1	-	μΑ
Ground current	1			-0.0002	-0.5	-	-0.5	-	
Ground current	IGND		Full	-	-1	-	-1	-	

Notes

- a. Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings
- b. All leads welded or soldered to PC board
- c. Derate 5.6 mW/°C above 70 °C
- d. Derate 6.6 mW/°C above 70 °C
- e. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection



<u> </u>		TEST CONDITIONS			-40 °C to	+125 °C	-40 °C to	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 3 V, V- = 0 V V _{IN A0. A1. AND ENABLE} = 1.4 V, 0.6 V a	TEMP. b	TYP. c	MIN. d	MAX. d	MIN. d	MAX. d	UNIT
Analog Switch		IN AU, AI, AND ENABLE 7	l			l	l	l	
Analog signal range e	V _{ANALOG}		Full	_	-	3	_	3	V
Drain-source			Room	309	-	428	-	428	
On-resistance	R _{DS(on)}	$I_{S} = 1 \text{ mA}, V_{D} = +1.5 \text{ V}$	Full	-	-	521	-	484	_
<u> </u>	. 5	1 1 1 1 1 1 1 1 1 1	Room	3	-	12	-	12	Ω
On-resistance match	$\Delta R_{DS(on)}$	$I_S = 1 \text{ mA}, V_D = +1.5 \text{ V}$	Full	-	-	18	-	16	
	-		Room	± 0.0002	-0.1	0.1	-0.1	0.1	
Switch off	I _{S(off)}	V+ = 3.3 V, V- = 0 V	Full	-	-18	18	-0.5	0.5	
leakage current (for 14 pin TSSOP)	-	$V_D = 1 \text{ V} / 3 \text{ V},$ $V_S = 3 \text{ V} / 1 \text{ V}$	Room	± 0.0002	-0.1	0.1	-0.1	0.1	
(I _{D(off)}	13 2 1 7 1 1	Full	-	-18	18	-0.5	0.5	
Switch on		V+ = 3.3 V. V- = 0 V	Room	± 0.0002	-0.1	0.1	-0.1	0.1	
leakage current (for 14 pin TSSOP)	I _{D(on)}	$V_D = V_S = 1 \text{ V} / 3 \text{ V}$	Full	-	-18	18	-0.5	0.5	
			Room	± 0.0002	-1	1	-1	1	nA
Switch off	I _{S(off)}	V+ = 3.3 V, V- = 0 V	Full	-	-18	18	-2	2	
leakage current (for 16 pin miniQFN)	_	$V_D = 1 \text{ V} / 3 \text{ V},$ $V_S = 3 \text{ V} / 1 \text{ V}$	Room	± 0.0002	-1	1	-1	1	
(lor to pirttilling ity)	I _{D(off)}	VS = 0 V / 1 V	Full	-	-18	18	-2	2	1
Switch on		V 00V V 0V	Room	± 0.0002	-1	1	-1	1	
leakage current (for 16 pin miniQFN)	I _{D(on)}	V+ = 3.3 V, V- = 0 V, $V_D = V_S = 1 V / 3 V$	Full	-	-18	18	-2	2	
Digital Control		<u></u>	l				l		
Input current, V _{IN} low	I _{IL}	V _{IN A0, A1, and ENABLE} Under test = 0.6 V	Full	0.000006	-1	1	-1	1	
Input current, V _{IN} high	I _{IH}	V _{IN} A0, A1, and ENABLE Under test = 1.4 V	Full	0.000006	-1	1	-1	1	μA
Input capacitance	C _{IN}	f = 1 MHz	Room	5	-	-	-	-	pF
Dynamic Characterist	ics	<u></u>	l				l		
Transition time			Room	116	-	149	-	149	
Transition time	t _{TRANS}		Full	-	-	187	-	174	
T		$V_{S(CLOSE)} = 3 \text{ V}, V_{S(OPEN)} = 0 \text{ V},$	Room	115	1	138	-	138	
Turn-on time	t _{ON}	$R_L = 300 \Omega$, $C_L = 35 pF$	Full	-	-	163	-	158	
T ""			Room	49	ı	71	-	71	ns
Turn-off time	t _{OFF}		Full	-	-	81	-	77	
Dood by Constant of the			Room	55	-	-	-	-	
Break-before-make time	t _{BMM}		Full	-	5	-	5	-	
Charge injection e	Q _{INJ}	$C_L = 1 \text{ nF}, R_{GEN} = 0 \Omega, V_{GEN} = 0 V$	Full	0.04	-	-	-	-	рС
Off-isolation e	OIRR		Room	-64	-	-	-	-	
Channel-to-channel crosstalk ^e	X _{TALK}	$f = 10 \text{ MHz}, R_L = 50 \Omega, C_L = 5 \text{ pF}$	Room	-64	-	-	-	-	dB
Bandwidth e	BW	$R_L = 50 \Omega, C_L = 5 pF$	Room	453	-	-	-	-	MHz
Source off capacitance e	C _{S(off)}		Room	4.2	-	-	-	-	
	0	f = 1 MHz	Room	4.9	-	-	_	_	рF
Drain off capacitance e	$C_{D(off)}$		HOOIII	4.5	_	_	-	-	



www.vishay.com

Vishay Siliconix

SPECIFICATION	S FOR SI	NGLE SUPPLY (V+ = 3 V, V-	= 0 V)						
		TEST CONDITIONS		TYP. °	-40 °C to	+125 °C	-40 °C to	o +85 °C	
PARAMETER	SYMBOL	UNLESS OTHERWISE SPECIFIED V+ = 3 V, V- = 0 V V _{IN AO, A1, AND ENABLE} = 1.4 V, 0.6 V ^a	TEMP. b		MIN. ^d	MAX. d	MIN. d	MAX. d	UNIT
Power Supply									
Power supply current	I+		Room	0.0001	ı	0.5	-	0.5	
Fower supply current	I+	I+	Full	-	-	1	-	1	
Negative supply	I-	$V_{IN} = 0 \text{ V or V} +$	Room	-0.0001	-0.5	-	-0.5	-	μA
current	-	V _{IN} = 0 v or v+	Full	-	-1	-	-1	-	μΑ
Ground current	laus		Room	-0.0001	-0.5	-	-0.5	-	
Ground Current	IGND		Full	-	-1	-	-1	-	


Notes

- a. Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings
- b. All leads welded or soldered to PC board
- c. Derate 5.6 mW/°C above 70 °C
- d. Derate 6.6 mW/°C above 70 °C
- e. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




On-Resistance vs. V_D (Single Supply Voltage)




On-Resistance vs. Analog Voltage and Temperature


V_D - Analog Voltage (V)




On-Resistance vs. Analog Voltage and Temperature



On-Resistance vs. V_D (Dual Supply Voltage)




On-Resistance vs. Analog Voltage and Temperature




Insertion Loss, Off-Isolation, Crosstalk vs. Frequency




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Leakage Current vs. Temperature




Leakage Current vs. Temperature




Leakage Current vs. Temperature



Charge Injection vs. Analog Voltage




Switching Threshold vs. Supply Voltage




Switching Threshold vs. Supply Voltage




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Supply Current vs. Switching Frequency




Supply Current vs. Temperature




Supply Current vs. Enable Input Voltage



Supply Current vs. Switching Frequency



Supply Current vs. Temperature



Switching Time vs. Temperature



TEST CIRCUITS




Fig. 1 - Transition Time




Fig. 2 - Enable Switching Time




Fig. 3 - Break-Before-Make



TEST CIRCUITS




Fig. 4 - Charge Injection




Fig. 5 - Insertion Loss




Fig. 7 - Off-Isolation




Fig. 6 - Crosstalk





Fig. 8 - Source / Drain Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg275621.



Thin miniQFN16 Case Outline



DIMENSIONS		MILLIMETERS (1)			INCHES		
DIMENSIONS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.50	0.55	0.60	0.020	0.022	0.024	
A1	0	-	0.05	0	-	0.002	
A3	0.15 ref.				0.006 ref.		
b	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.50	2.60	2.70	0.098	0.102	0.106	
е		0.40 BSC		0.016 BSC			
Е	1.70	1.80	1.90	0.067	0.071	0.075	
L	0.35	0.40	0.45	0.014	0.016	0.018	
L1	0.45	0.50	0.55	0.018	0.020	0.022	
N (3)		16			16		
Nd ⁽³⁾		4			4		
Ne ⁽³⁾		4 4					

Notes


- (1) Use millimeters as the primary measurement.
- (2) Dimensioning and tolerances conform to ASME Y14.5M. 1994.
- (3) N is the number of terminals. Nd and Ne is the number of terminals in each D and E site respectively.
- (4) Dimensions b applies to plated terminal and is measured between 0.15 mm and 0.30 mm from terminal tip.
- (5) The pin 1 identifier must be existed on the top surface of the package by using identification mark or other feature of package body.
- (6) Package warpage max. 0.05 mm.

ECN: T16-0226-Rev. B, 09-May-16

DWG: 6023




14L TSSOP



Notes:

- 1. All dimensions are in millimeters (angles in degrees)
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982
- Dimension 'D' does not include mold flash, protrusions or gate burrs

- △ Dimension 'E1' does not include internal flash or protrusion △ Dimension 'b' does not include dambar protrusion △ Cross section B to B to be determined at 0.10 mm to 0.25 mm from the lead tip




SYMBOL	MINIMUM	NOMINAL	MAXIMUM
А	-	-	1.20
A1	0.05	-	0.15
A2	0.80	0.90	1.05
D	4.9	5.0	5.1
E1	4.3	4.4	4.5
Е	6.2	6.4	6.6
L	0.45	0.60	0.75
R	0.09	-	-
R1	0.09	-	-
b	0.19	-	0.30
b1	0.19	0.22	0.25
С	0.09	-	0.20
c1	0.09	-	0.16
θ1	0°	-	8°
L1		1.0 ref.	•
е		0.65 BSC	

DWG: 5962

Document Number: 69938 www.vishay.com Revision: 14-Jan-08



RECOMMENDED MINIMUM PADS FOR MINI QFN 16L





Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.