

## ΕΡΩΤΗΜΑ 1

Quartus II 64-Bit - C:/altera/13.0sp1/Digital\_Design\_3 - Digital\_Design\_3

File Edit View Project Assignments Processing Tools Window Help

Digital\_Design\_3

Project Navigator

- work
  - Digital\_Design\_3 (Block diagram/schematic entity)

Design Units IP Components Revisions

Tasks

Flow: Compilation Customize...

	Task
?	Compile Design
?	> Analysis & Synthesis
?	> Fitter (Place & Route) <ul style="list-style-type: none"><li>Edit Settings</li><li>View Report</li><li>Chip Planner</li><li>Technology Map Viewer (Post-Fitting)</li><li>Design Assistant (Post-Fitting)</li></ul>
?	> Assembler (Generate programming files) <ul style="list-style-type: none"><li>Edit Settings</li><li>View Report</li></ul>
?	> TimeQuest Timing Analysis <ul style="list-style-type: none"><li>Edit Settings</li></ul>

Digital\_Design\_3.bdf

Messages

Type	ID	Message
>	306006	Found 1 output pins without output pin load capacitance assignment
>	169174	The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.

System Processing (12)

Πληκτρολογήστε εδώ για αναζήτηση

Digital\_Design\_1

Project Navigator

- work
  - Digital\_Design\_2 (Block diagram/schematic entity)
  - Digital\_Design\_1 (Block diagram/schematic entity)

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- TimeQuest Timing Analyzer
- EDA Netlist Writer
- Flow Messages
- Flow Suppressed Messages

Flow Summary

Flow Status	Successful - Thu Oct 22 17:15:10 2020
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	Digital_Design_1
Top-level Entity Name	Digital_Design_2
Family	Cyclone II
Device	EP2C35F672C6
Timing Models	Final
Total logic elements	1 / 33,216 (< 1 %)
Total combinational functions	1 / 33,216 (< 1 %)
Dedicated logic registers	0 / 33,216 (0 %)
Total registers	0
Total pins	3 / 475 (< 1 %)
Total virtual pins	0
Total memory bits	0 / 483,840 (0 %)
Embedded Multiplier 9-bit elements	0 / 70 (0 %)
Total PLLs	0 / 4 (0 %)

Design Units IP Components Revis

Tasks

Flow: Compilation Customize...

Task
Compile Design
Analysis & Synthesis
Fitter (Place & Route)
Edit Settings
View Report
Chip Planner
Technology Map Viewer (Post-Fitting)
Design Assistant (Post-Fitting)
Assembler (Generate programming files)
Edit Settings
View Report
TimeQuest Timing Analysis
Edit Settings

Messages

Type ID Message

293000 Quartus II Full Compilation was successful. 0 errors, 12 warnings

System / Processing (101)

Quartus II

Full Compilation was successful (12 warnings)

OK

Πληκτρολογήστε εδώ για αναζήτηση

Εργαστηριακή Άσκηση (1) AM4835

Πινακας αληθείας για την Συνάρτηση

$$f(a,b,c,d) = (a \cdot b)' (c \cdot d)'$$

a	b	c	d	a·b	cd	(ab)'	(cd)'	(ab)'(cd)'
0	0	0	0	0	0	1	1	1
0	0	0	1	0	0	1	1	1
1	0	0	0	0	0	1	1	1
0	0	1	0	0	0	1	1	1
0	1	0	0	0	0	1	1	1
0	0	1	1	0	1	1	0	0
0	1	0	1	0	0	1	1	1
1	1	0	0	1	0	0	1	0
1	1	1	0	1	0	0	1	0
1	0	1	1	0	1	1	0	0
0	1	1	1	0	1	1	0	0
1	1	0	1	1	0	0	1	0
1	1	1	1	1	1	0	0	0
1	0	0	1	0	0	1	1	1

## Ερωτημα2

Quartus II 64-Bit - C:/altera/13.0sp1/Digital\_Design\_1 - Digital\_Design\_1

File Edit View Project Assignments Processing Tools Window Help

Digital\_Design\_1

Project Navigator

- work
  - Digital\_Design\_2 (Block diagram/schematic entity)
  - Digital\_Design\_1 (Block diagram/schematic entity)

Digital\_Design\_3.bdf

Design Units IP Components Rev

Tasks

Flow: Compilation Customize...


	Task
✓	Compile Design
✓	Analysis & Synthesis
✓	Fitter (Place & Route)
	Edit Settings
	View Report
	Chip Planner
	Technology Map Viewer (Post-Fitting)
	Design Assistant (Post-Fitting)
✓	Assembler (Generate programming files)
	Edit Settings
	View Report
✓	TimeQuest Timing Analysis
	Edit Settings

Messages

Type	ID	Message
✓	293000	Quartus II Full Compilation was successful. 0 errors, 12 warnings


System Processing (101)

Πληκτρολογήστε εδώ για αναζήτηση







Master Time Bar: 0 ps Pointer: 773.87 ns Interval: 773.87 ns Start: 0 ps



Master Time Bar: 0 ps Pointer: 378.25 ns Interval: 378.25 ns





### ΕΡΩΤΗΜΑ 3

$F = xy + x'y + y'x$

Η αναδοσμένη γίνεται:

$$F = xy + x'y + xy' = y(x + x') + y'x$$

Ή

$$F = xy + xy + xy' = xy + x(y + y') = xy + x$$

• Είναι φτηνότερη ή απλούστερη διότι χρησιμοποιούμε λιγότερα κυκλώδια, λογικά, διακόπτες





