

Γιωργος Χατζηλιγος AM4835

ΕΡΓΑΣΤΗΡΙΑΚΕΣ ΑΣΚΗΣΕΙΣ ΣΕΙΡΑ 2

Άσκηση 1 Εργαστήριο 2 Γιώργος Χατζηντζίος ΑΜ 4835

$$F(A, B, C, D) = \sum(0, 1, 2, 4, 5, 6, 8, 10)$$

AB \ CD		C			
		00	01	11	10
A	B	1	1		1
		1	1		1
		1			1


$$F = \overline{a}\overline{b}\overline{c}\overline{d} + \overline{a}\overline{b}c\overline{d} + \overline{a}b\overline{c}\overline{d} + \overline{a}b\overline{c}d + \overline{a}b\overline{c}d + \overline{a}b\overline{c}d + \overline{a}b\overline{c}d + \overline{a}b\overline{c}d$$

$$= \overline{a}\overline{b}c'(d'+d) + \overline{a}c'd'(b'+b) + \overline{a}b\overline{c}'(d+d') + \overline{a}b\overline{c}'(c+c')$$

$$= \overline{a}\overline{b}c' + \overline{a}c'd' + \overline{a}b\overline{c}' + \overline{a}b\overline{c}'$$

$$= \overline{a}c'(b'+b) + \overline{a}c'd' + \overline{a}b\overline{c}'$$

$$= \overline{a}c' + \overline{a}c'd' + \overline{a}b\overline{c}'$$



Ασκήση 1 Εργαστήριο 2

Γκίππος Χαρτζής AU4835

a	b	c	d	$a'c'$	$a'cd'$	abd'	$a'c + a'cd' + abd'$
0	0	0	0	1	0	0	1
1	0	0	0	0	0	1	1
0	1	0	0	1	0	0	1
0	0	1	0	1	1	0	1
0	0	0	1	1	0	0	1
1	1	0	0	0	0	0	0
1	0	1	0	0	0	1	1
1	0	0	1	0	0	0	0
0	1	1	0	0	1	0	1
0	1	0	1	1	0	0	1
0	0	1	1	0	0	0	0
1	1	1	0	0	0	0	0
1	0	1	1	0	0	0	0
0	1	1	1	0	0	0	0
1	1	0	1	0	0	0	0
1	1	1	1	0	0	0	0

Εργαστήριο 2Άσκηση 2Χατζηνδίου

$$F = yz + xz + xy$$

x	y	z	F
0	0	0	0
0	0	1	0
0	1	0	0
1	0	0	0
1	1	0	1
1	0	1	1
0	1	1	1
1	1	1	1

	00	01
0	0	
1	0	

Οπότε $F(x, y, z)$

Εργαστήριο 2

Άσκηση 2

Χατζηδimitris Γιωργος ΑΜ 4835

$$F = yz + xz + xy$$

x	y	z	f
0	0	0	0
0	0	1	0
0	1	0	0
1	0	0	0
1	1	0	1
1	0	1	1
0	1	1	1
1	1	1	1

	00	01	11	10
0	0	0	1	0
1	0	1	1	1

Οπότε $F(x,y,z) = \sum(3,5,6,7)$

Quartus II 64-Bit - C:/altera/13.0sp1/Digital_Design_Ergastirio_2 - Digital_Design_Ergastirio_2

View Project Assignments Processing Tools Window Help

Project Navigator

Digital_Design_Ergastirio_2.bdf
reform_Digital_Design_Ergastirio2.vwf

Architecture Files Design Units

Compilation Customize...

Task	Time
• Compile Design	00:00:12
▶ Analysis & Synthesis	00:00:02
▶ Fitter (Place & Route)	00:00:05
▶ Assembler (Generate programming files)	00:00:02
▶ TimeQuest Timing Analysis	00:00:02
▶ EDA Netlist Writer	00:00:01
▶ Program Device (Open Programmer)	

Messages

Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
293000 Quartus II Full Compilation was successful. 0 errors, 12 warnings

Processing (100%)

Πληκτρολογήστε εδώ για αναζήτηση

Quartus II 64-Bit - C:/altera/13.0sp1/Digital_Design_Ergastirio_2 - Digital_Design_Ergastirio_2

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Digital_Design_Ergastirio_2.bdf

Compilation Report - Digital_Design_Ergastirio_2

Project Navigator

Entity	Logic Cells	Dedicated Logic
Cyclone II: EP2C35F672C6		
Digital_Design_Ergastirio_2_1 (1)	0 (0)	

Table ...

Flow Summary

Flow Status	Successful - Sat Oct 31 16:11:47 2020
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	Digital_Design_Ergastirio_2
Top-level Entity Name	Digital_Design_Ergastirio_2
Family	Cyclone II
Device	EP2C35F672C6
Timing Models	Final
Total logic elements	1 / 33,216 (< 1 %)
Total combinational functions	1 / 33,216 (< 1 %)
Dedicated logic registers	0 / 33,216 (0 %)
Total registers	0
Total pins	4 / 475 (< 1 %)
Total virtual pins	0
Total memory bits	0 / 483,840 (0 %)
Embedded Multiplier 9-bit elements	0 / 70 (0 %)
Total PLLs	0 / 4 (0 %)

Quartus II

Full Compilation was successful (12 warnings)

OK

Tasks

Flow: Compilation Customize...

Task	Time
Compile Design	00:00:13
Analysis & Synthesis	00:00:02
Fitter (Place & Route)	00:00:05
Assembler (Generate programming files)	00:00:03
TimeQuest Timing Analysis	00:00:01
EDA Netlist Writer	00:00:02
Program Device (Open Programmer)	

Messages

System / Processing (100) /

Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings

293000 Quartus II Full Compilation was successful. 0 errors, 12 warnings


144, 1 100% 00:00:13

Πληκτρολογήστε εδώ για αναζήτηση

ENG 4:14 μμ 31/10/2020



Master Time Bar: 0 ps Pointer: 639.13 ns Interval: 639.13 ns Start: 0 ps End: 1.0 us



ΑΣΚΗΣΗ 3

Εργαστήριο 2 Άσκηση 3

$$F = AB + CD$$

για να σχεδιασώ πύλες NAND πρέπει:

$$F = AB + CD = ((AB)')' + ((CD)')'$$

Από De Morgan: $((AB)' \cdot (CD)')'$

a	b	c	d	ab	cd	ab+cd
0	0	0	0	0	0	0
1	0	0	0	0	0	0
0	1	0	0	0	0	0
0	0	1	0	0	0	0
0	0	0	1	0	0	0
1	1	0	0	1	0	1
1	0	1	0	0	0	0
1	0	0	1	0	0	0
0	1	1	0	0	0	0
0	1	0	1	0	0	0
0	0	1	1	0	1	1
1	1	1	0	1	0	1
1	1	0	1	1	0	1
0	1	1	1	0	1	1
1	0	1	1	0	1	1
1	1	1	1	1	1	1

Άρα, $F(A,B,C,D) = \sum(3,7,11,12,13,14,15)$

0	0	1	0
0	0	1	0
1	1	1	1
0	0	1	0

$$H \quad F' = (ab + cd)' = (ab)' \cdot (cd)' = (a+b) \cdot (c+d) =$$

$(a' \cdot b') \cdot (c' \cdot d')' \in \Delta$ ποικίλων σε μας συμπίπτει

$$\text{Οπότε } F' = [(AB)'(CD)']' = (AB)'(CD)'$$

$$F'(A,B,C,D) = \sum (0,1,2,4,5,6,8,9,12,16)$$

Εκείνοι αντιθέτως τύπος που χάρτη για αυτό είναι αυτός τύπος.

→ Τίτλους αλγεbras για τις Nand

a	b	c	d	ab	cd	(ab)'	(cd)'	(ab)'(cd)'	(ab)'(cd)
0	0	0	0	0	0	1	1	1	0
1	0	0	0	0	0	1	1	1	0
0	1	0	0	0	0	1	1	1	0
0	0	1	0	0	0	1	1	1	0
0	0	0	1	0	0	1	1	1	0
1	1	0	0	1	0	0	1	0	1
1	0	1	0	0	0	1	1	1	0
1	0	0	1	0	0	1	1	1	0
0	1	1	0	0	0	1	1	1	0
0	1	0	1	0	0	1	1	1	0
0	0	1	1	0	1	1	0	0	1
1	1	1	0	1	0	0	1	0	1
1	0	1	1	0	1	1	0	0	1
1	1	0	1	1	0	0	1	0	1
0	1	1	1	0	1	1	0	0	1
1	1	1	1	1	1	0	0	0	1

Ergasthrio_Askisi3

Project Navigator

Files
Ergasthrio_Askisi3.bdf
Waveform.vwf


Hierarchy Files Design Units

Tasks

Flow: Compilation Customize...

Task	Time
Compile Design	00:00:12
Analysis & Synthesis	00:00:02
Fitter (Place & Route)	00:00:05
Assembler (Generate programming files)	00:00:02
TimeQuest Timing Analysis	00:00:02
EDA Netlist Writer	00:00:01
Program Device (Open Programmer)	

Ergasthrio_Askisi3.bdf



All Search

Message
Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
293000 Quartus II Full Compilation was successful. 0 errors, 12 warnings

System Processing (100)

Start TimeQuest Timing Analyzer

Quartus II 64-Bit - C:/altera/13.0sp1/ergsthrio2/Ergasthrio_Aksisi3 - Ergasthrio_Aksisi3

File Edit View Project Assignments Processing Tools Window Help

Ergasthrio_Aksisi3

Files
Ergasthrio_Aksisi3.bdf
Waveform.wvf

Hierarchy Files Design Units

Tasks
Flow: Compilation Customize...

Task	Time
Compile Design	00:00:12
Analysis & Synthesis	00:00:02
Fitter (Place & Route)	00:00:05
Assembler (Generate programming files)	00:00:02
TimeQuest Timing Analysis	00:00:02
EDA Netlist Writer	00:00:01
Program Device (Open Programmer)	

Flow Summary

Flow Status	Successful - Sat Oct 31 11:57:27 2020
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	Ergasthrio_Aksisi3
Top-level Entity Name	Ergasthrio_Aksisi3
Family	Cyclone II
Device	EP2C35F672C6
Timing Models	Final
Total logic elements	1 / 33,216 (< 1 %)
Total combinational functions	1 / 33,216 (< 1 %)
Dedicated logic registers	0 / 33,216 (0 %)
Total registers	0
Total pins	
Total virtual pins	
Total memory bits	
Embedded Multiplier	
Total PLLs	

Quartus II

Full Compilation was successful (12 warnings)

OK

All <<Search>>

Time	Message
	Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
293000	Quartus II Full Compilation was successful. 0 errors, 12 warnings


System / Processing (100) /

Πληκτρολογήστε εδώ για αναζήτηση

484, 31



Master Time Bar: 0 ps Pointer: 858.37 ns Interval: 858.37 ns Start: End:




Simulation Waveform Editor - [Ergasthrio_Askisi3.sim.vwf (Read-Only)]

File Edit View Simulation Help

Search altera.com



Master Time Bar: 0 ps Pointer: 997.92 ns Interval: 997.92 ns Start: End:



0% 00:00:00

ΤΟ ΑΝΤΙΣΤΟΙΧΟ ΔΙΑΓΡΑΜΜΑ ΜΕ ΠΥΛΕΣ NOR:

Γιώργος Χατζηδίδης AM4835

Εργαστήριο 2 άσκηση 3

Η F από το προηγούμενο ερώτημα χυρίζεται
ότι είναι η: $F = ((AB)' \cdot (CD)')'$

$$[(A'+B')(C'+D')] = (A'C' + A'D' + B'C' + B'D')$$

$$= ((A+C)' + (A+D)' + (B+C)' + (B+D)')$$

$$\text{Οπότε η } F' = [((A+C)' + (A+D)' + (B+C)' + (B+D)')]$$

Κατασκευάσαμε το κυκλώμα μας μόνο με
NOR

Block1

Project Navigator

Entity

Cyclone II: EP2C35F672C6

Block1

Block1.bdf

Compilation Report - Block1

Flow: Compilation

Task	Time
Compile Design	00:00:12
Analysis & Synthesis	00:00:02
Fitter (Place & Route)	00:00:04
Assembler (Generate programming files)	00:00:03
TimeQuest Timing Analysis	00:00:02
EDA Netlist Writer	00:00:01
Program Device (Open Programmer)	

Messages

System / Processing (100)

Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings

293000 Quartus II Full Compilation was successful. 0 errors, 12 warnings

```

graph LR
    A[A] --- G1[NOR]
    B[B] --- G1
    C[C] --- G2[NOR]
    D[D] --- G2
    G1 --- G3[NOR]
    G2 --- G3
    G3 --- F[F]
    F --- G4[NOR]
    G4 --- H[H]
    
```

Quartus II 64-Bit - C:/altera/13.0sp1/ERGASTHRIO2(ASK3)/Block1 - Block1

File Edit View Project Assignments Processing Tools Window Help

Block1

Project Navigator

Entity
Cyclone II: EP2C35F672C6
Block1

Hierarchy Files Design Units

Tasks

Flow: Compilation Customize...

Task Time

Compile Design 00:00:12

Analysis & Synthesis 00:00:02

Fitter (Place & Route) 00:00:04

Assembler (Generate programming files) 00:00:03

TimeQuest Timing Analysis 00:00:02

EDA Netlist Writer 00:00:01

Program Device (Open Programmer)

Table ...

Flow Summary

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

EDA Net

Flow Me

Flow Sur

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

EDA Net

Flow Me

Flow Sur

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Block1.bdf

Compilation Report - Block1

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

EDA Net

Flow Me

Flow Sur

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

EDA Net

Flow Me

Flow Sur

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

EDA Net

Flow Me

Flow Sur

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

Compilation Report - Block1

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

EDA Net

Flow Me

Flow Sur

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

EDA Net

Flow Me

Flow Sur

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

EDA Net

Flow Me

Flow Sur

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Fitter

Assembler

TimeQuest

EDA Net

Quartus II
Full Compilation was successful (12 warnings)
OK

All

Message

Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings

293000 Quartus II Full Compilation was successful. 0 errors, 12 warnings

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

System Processing (100)

