showp II w/5 → type n-semiconductor L 40 1 nings Seperate Ac/Dc analysis". Superposition SnowpII w/3 -> + ype p-semiconductor % ripple = 100 Vx avg. caps se for Ac Vripple Cops or for DC - BUILTIM(E) Vriple = 12RLC DC V& i is much higher than AC Design path -> revalues -> Ib values. -> ip-diffusion current Bias resistor values. <-- is - briff coment HI is= Ve-Vz Sinding his (Zerer) -w-11-Vc= Usec-ZVF LD=Is(eVANT-1) = PWL LS= LZmm + LLmax (Po max value) TO EL BE ERL AR CONSISC COMENT all through To, solve VT = KT = 25mu @ room temp. Rs = Vsec-ZVF-VZ Czmantiimax Reverse Blas: Lb KIs Pamax = Vals After find to use (3= The to find ID Forward Bias: in >> Is Cmin= is use these Is values to find RB using DC. 2f(Ve-Vz) inductors Block AC, Pass DC caps se for AC voltage Capacitors Block DC, Pass Ac Varactor & Shottkey Drodes Xe = reactance = - ZTTAR Piaewise Linear Drode Models (PUL) Capacitor Reactence for an attenuator Varacter diode: Voltage Variable Capacitar (VVC) Std. Pn-junction under reverse bias ib = Is (eVbAr -1) : Normal Diales Zener Drodes (dielectric con) (Area)/sep C= EA/d VB/VF are the turn on voltages. clamp the voltage at orbelow Schottkey Drode: 19 = U/L /ID a certain level. Low forward voltage Convoct to higher freg, then Rectifier Circuits Voltage Clamping Smaller troots former. Fast switching time Half-Wave Rectifier: PWL model of a blode Reverse Blas Full-Wave Rectifier? If formed blos: N=Nx+1213 Dc voltage = Vpx + 1/2 Vripple Lemax delermined by max power Voltage regulator Dissipation rating. CLMax = RLmin VA VF = O. Frolts (Bepending) if too big then reverse breakdown Vz FRE VL i Lmax is relatively sto voltage regulator: half we've rectisier: Rmax = Vinnin-Vz \_ Vinnin-Vz C = FRLMON (Vr/Vp) = LLMEX Lzmint LL max Full wave rectifier: Kmin = Vinmax-Vz C = 2 fRimin (V5/4p) = LLMax ZfVr PIV rating is most voltage without Rmax Kmm < R < Rmax (we hope at least) without a Satal Breakdown. If this isn't true, probably too small Lz min LLMax < 0.5 Pzmax of a zeror drade for the size of the land LL max Voltage boubler: mm (2x safe for Zeher Rough) Vi= ZUsec PWL iv characteristres Rule of Thumbs 13 = slope of like Vsec is 30-50% higher VL Ve is the horizontal intercept (x-int lamin is 1/20 lamax Peak brode corrent CAMOX = IL (1+2TTJZVP/Vr) Cap used is 5x Cmin Make Power diss 1/2 Pmax Lomax = IL (1+211 JVP/2V1)

Zener works like normal diode in Full bias Give reason's not to use large Cops to make very small ripple volleges: ) relatively expensive as size increases ?.) Take up a lot of space and are heavy Lzmin=4mA How large in until zerer fails. For Full-wave rect (only 2 drodes) if ore installed bockwards then no coment gets to the load, Vozo If V2=6.20, The max is value must 25 min = Vemin-VL = 12-6.7 = 70.7 mA also be able to go through the Zener. The Zerorpower is max = 16-6.2 = 119.5 mA 82.2 = 182 = 119.5 mA should be Vz((zmox)=Pwz with safety factor XZ is=Lz+LL 1 VIN (VE=0.7V) PRL=5012 is can be as low as 70.7 mA, and it must be >4 mA, so it can be no lorger than: it max = ismm-itemm [Amt. 20 / 4 - 4.06.7 mA] when Vm>0.3v for schotkey, negligible apple means dische on. ripple significant means the debte is off and cap is discherging. he voltage in excess over 0.30 s divided up over both resistors is a percent. In this case, evenly. Thus the following occurs: xoes to 0.35 cause max diff is ). Fr. It's divised up everyocross Rs.