# **AES-GCM DV Test Report**

Author(s) and Contributors: Pascal Nasahl Pirmin Vogel

Reviewers: Pirmin Vogel Pascal Nasahl

Last Update: Mar 25, 2025

Status: Reviewed

This document reports the current AES pass rates and test coverage results. The analysis was conducted using the RTL & DV state of commit <a href="f722f21">f722f21</a>.

The report was generated using Cadence Xcelium 22.09.001 and the following command:

```
./util/dvsim/dvsim.py hw/ip/aes/dv/aes_masked_sim_cfg.hjson -i all \
-t xcelium --cov
```

## **Test Pass Rate**

As shown in the <u>Appendix</u>, the test pass rate is at **97.49%**. In the upstream OpenTitan repository, the <u>latest</u> regression pass rate without the new GCM mode is at **97.63%**.

The 45 failing tests can be categorized as following:

Category	Tests	Number of failures	Assessment
Fault Injection Test	aes_fi aes_control_fi aes_cipher_fi aes_core_fi	35	Low risk
Stress Test	aes_stress_all_with_rand_reset	10	Low risk

### **Analysis**

#### Fault Injection Test

All of these errors, except the second one in the *aes\_fi* test, are also present in the latest upstream report. As they occur in FI tests, they are of no concern regarding functionality. **2/35** *aes fi* 

- Assertion tb.dut.u\_aes\_core.AesSecCmDataRegLocalEscDataOut has failed
- UVM\_FATAL (aes\_fi\_vseq.sv:86) virtual\_sequencer [aes\_fi\_vseq] Was Able to finish without clearing reset
  - This is a new failure signature that is related to an uncritical testbench issue.

### 14/35 aes\_control\_fi

• Job timed out after \* minutes

• UVM\_FATAL (aes\_control\_fi\_vseq.sv:62) [aes\_control\_fi\_vseq] wait timeout occurred!

#### 18/35 aes\_cipher\_fi

- Job timed out after \* minutes
- UVM\_FATAL (aes\_cipher\_fi\_vseq.sv:62) [aes\_cipher\_fi\_vseq] wait timeout occurred!

#### 1/35 aes\_core\_fi

• UVM\_FATAL (aes\_core\_fi\_vseq.sv:70) [aes\_core\_fi\_vseq] wait timeout occurred!

#### Stress Test

**10/10** aes\_stress\_all\_with\_rand\_reset tests are also failing in the upstream report. The reported failures are either identical to the fault injection test failures, not specific to AES but due to a general DV environment issues which are known in the OpenTitan project, or AES-specific DV issues which are not of concern.

- 3/10: UVM\_ERROR (cip\_base\_vseq.sv:868) [aes\_common\_vseq] Check failed (!has\_outstanding\_access()) Waited \* cycles to issue a reset with no outstanding accesses.
  - The sequence times out waiting for a window without an ongoing TLUL access. A DV environment issue.
- 3/10: UVM\_ERROR (uvm\_sequencer\_base.svh:757) sequencer [SEQREQZMB] The task responsible for requesting a wait\_for\_grant on sequencer 'sequencer' for sequence 'sideload\_seq' has been killed, to avoid a deadlock the sequence will be removed from the arbitration queues
  - This is a general DV issue in the OpenTitan DV environment and the sideload DV agent in particular. Other block-level regressions "solve this" by not enabling sideload in the stress\_all\_with\_rand\_reset sequence.
- 3/10: UVM\_FATAL (aes\_base\_vseq.sv:75) [aes\_alert\_reset\_vseq] Check failed (aes ctrl aux[\*] == cfg.do reseed)
  - The base sequence erroneously assumes that the aes\_init() task is always run when the DUT comes out of reset, meaning when the aes\_ctrl\_aux CSR isn't locked. This doesn't hold for the aes\_stress\_all\_with\_rand\_reset test.
- 1/10: UVM\_FATAL (aes\_base\_vseq.sv:306) virtual\_sequencer [aes reseed vseq] Expected GCM phase GCM AAD, got GCM TEXT
  - Configuration errors randomly injected during the reseed sequence are not properly handled by the DV environment (during a reseed operation the GCM control register is not writable, meaning the configuration cannot be resolved successfully).

# **Test Coverage**

As shown in the picture below, the test coverage slightly dropped in comparison to the upstream report:

This report (with AES-GCM):

SCORE	вьоск	BRANCH	STATEMENT	EXPRESSION	TOGGLE	FSM	ASSERTION	COVERGROUP
98.15	98.26	95.12	99.43	95.35	97.71	100.00	99.15	94.83
Upstream report (without AES-GCM):								
				=\/====	TOGGLE	FSM	ASSERTION	COVERGROUP
SCORE	BLOCK	BRANCH	STATEMENT	EXPRESSION	TOGGLE	FOW	ASSERTION	COVERGROUP
<b>SCORE</b> 98.38	98.57	96,37	STATEMENT 99,45	95.83		7.72		

In the next subsections, we focus on analyzing the coverage gaps for COVERGROUP, FSM, and BRANCH as the other cover class results are similar.

## Covergroup


The cover group coverage dropped as new AES-GCM specific cover groups were added.

Cover Groups	Filter by name	∑ Filter (x)				
Exclusion Rule Type	UNR	Name	Overall Average Grade	Overall Covered	Enclosing Entity	Source Code
		aes_aux_ctrl_cg	100%	2 / 2 (100%)		covergroup if aes_aux_regwen_cg with function sample(bit regwen);
		aes_ctrl_cg	100%	127 / 127 (100%)	aes.u_aes_cov_	f covergroup aes_ctrl_cg with function sample(
		aes_status_cg	100%	14 / 14 (100%)	aes.u_aes_cov_	covergroup aes_status_cg if with function sample(status_t aes_status);
		aes_trigger_cg	100%	12 / 12 (100%)	aes.u_aes_cov_	covergroup aes_trigger_cg if with function sample(bit aes_start,
		aes_test_alert_cg	100%	4 / 4 (100%)	aes.u_aes_cov_	covergroup aes alert cg
		aes_wr_data_interleave_cg	100%	17 / 17 (100%)	aes.u_aes_cov_	covergroup graes_wr_data_interleave_cg with function sample(int data_in, bit idle);
		aes_rd_data_interleave_cg	100%	17 / 17 (100%)	aes.u_aes_cov_	covergroup if aes_rd_data_interleave_cg with function sample(int data_out, bit idle);
		aes_iv_interleave_cg	100%	17 / 17 (100%)	aes.u_aes_cov_	covergroup if aes_iv_interleave_cg with function sample(int iv, bit idle);
		aes_key_interleave_cg	100%	17 / 17 (100%)	aes.u_aes_cov_	covergroup if aes_key_interleave_cg with function sample(int key, bit idle);
		aes_reg_interleave_cg	100%	3 / 3 (100%)	aes.u_aes_cov_	covergroup
		aes_gcm_len_cg	98.15%	36 / 38 (94.74%)	aes.u_aes_cov_	covergroup if aes_gcm_len_cg with function sample(
		aes_ctrl_gcm_reg_cg	93.75%	15 / 16 (93.75%)	aes.u_aes_cov_	covergroup if aes_ctrl_gcm_reg_cg with function sample(

Cover group <code>aes\_gcm\_len\_cg</code> tests, whether different numbers of AAD/TEXT blocks (1,2,>2) have been seen with different sized final AAD/TEXT blocks (partial, full). All the cover points were seen but the cross coverage does not reach 100%. These coverage gaps are not systematic and the crosses could be fully covered by slightly tuning the randomization to generate more partial final blocks. Refer to the following figures for the details.



Cover group <code>aes\_ctrl\_gcm\_reg\_cg</code> tests, whether we have seen all valid and invalid GCM\_PHASES and all valid phase transactions. The group coverage here is at 93.75%. There is one uncovered valid transition from GCM\_SAVE to GCM\_INIT. This coverage gap is not systematic and can be fixed by increasing the probability for injecting this transition instead of transitioning to an invalid phase in the <code>aes\_gcm\_save\_restore</code> test. Refer to the following figure for details.



#### **FSM**

The FSM coverage is 100% but we needed to update the coverage exclusions as the GHASH FSM implementation for the unmasked and the masked implementation partially shares some states.

- GHASH\_ADD\_S: This state is only used when masking is disabled.
- GHASH\_MULT to GHASH\_OUT/GHASH\_IDLE, GHASH\_OUT to GHASH\_IDLE, GHASH\_IDLE to GHASH\_OUT, GHASH\_OUT to GHASH\_IDLE: These transitions only occur when masking is disabled.

#### Branch

The branch coverage mainly dropped because of the *aes\_ghash* module. Here, branches that only get evaluated when using the non-masked version are not evaluated.

# Appendix

# Test Report

## **AES/MASKED Simulation Results**

Monday March 24 2025 22:01:38 UTC

GitHub Revision: <u>f722f217a9</u>

Branch: aes-gcm-review

<u>Testplan</u>

Simulator: XCELIUM

# Test Results

Stage	Name	Tests	Max Job Runtime	Simulated Time	Passing	Total	Pass Rate
V1	wake_up	aes_wake_u p	9.000s	97.130us	1	1	100.00
V1	smoke	aes_smoke	15.000s	591.563us	50	50	100.00
V1	csr_hw_reset	aes_csr_hw _reset	4.000s	71.478us	5	5	100.00
V1	csr_rw	aes_csr_rw	4.000s	51.391us	20	20	100.00
V1	csr_bit_bash	aes_csr_bit _bash	9.000s	511.101us	5	5	100.00

V1	csr_aliasing	aes_csr_alia sing	5.000s	117.747us	5	5	100.00
V1	csr_mem_rw_wit h_rand_reset	aes_csr_me m_rw_with_ rand_reset	4.000s	190.367us	20	20	100.00
V1	regwen_csr_and _corresponding_l ockable_csr	aes_csr_rw	4.000s	51.391us	20	20	100.00
		aes_csr_alia sing	5.000s	117.747us	5	5	100.00
V1		TOTAL			106	106	100.00
V2	algorithm	aes_smoke	15.000s	591.563us	50	50	100.00
		aes_config_ error	41.000s	3.298ms	50	50	100.00
		aes_stress	24.000s	1.519ms	50	50	100.00
V2	key_length	aes_smoke	15.000s	591.563us	50	50	100.00
		aes_config_ error	41.000s	3.298ms	50	50	100.00

		aes_stress	24.000s	1.519ms	50	50	100.00
V2	back2back	aes_stress	24.000s	1.519ms	50	50	100.00
		aes_b2b	50.000s	688.350us	50	50	100.00
V2	backpressure	aes_stress	24.000s	1.519ms	50	50	100.00
V2	multi_message	aes_smoke	15.000s	591.563us	50	50	100.00
		aes_config_ error	41.000s	3.298ms	50	50	100.00
		aes_stress	24.000s	1.519ms	50	50	100.00
		aes_alert_re set	21.000s	757.606us	50	50	100.00
V2	failure_test	aes_man_cf g_err	9.000s	67.001us	50	50	100.00
		aes_config_ error	41.000s	3.298ms	50	50	100.00
		aes_alert_re set	21.000s	757.606us	50	50	100.00

V2	trigger_clear_test	aes_clear	1.950m	3.959ms	50	50	100.00
V2	nist_test_vectors	aes_nist_ve ctors	34.000s	1.119ms	1	1	100.00
V2	nist_test_vectors _gcm	aes_nist_ve ctors_gcm	17.000s	994.288us	1	1	100.00
V2	reset_recovery	aes_alert_re set	21.000s	757.606us	50	50	100.00
V2	stress	aes_stress	24.000s	1.519ms	50	50	100.00
V2	sideload	aes_stress	24.000s	1.519ms	50	50	100.00
		aes_sideloa d	1.083m	1.928ms	50	50	100.00
V2	deinitialization	aes_deinit	12.000s	373.516us	50	50	100.00
V2	stress_all	aes_stress_ all	1.683m	1.164ms	10	10	100.00
V2	gcm_save_and_r estore	aes_gcm_s ave_restore	17.000s	2.680ms	100	100	100.00
V2	alert_test	aes_alert_te st	5.000s	56.490us	50	50	100.00

V2	tl_d_oob_addr_a ccess	aes_tl_error s	5.000s	71.251us	20	20	100.00
V2	tl_d_illegal_acce ss	aes_tl_error s	5.000s	71.251us	20	20	100.00
V2	tl_d_outstanding _access	aes_csr_hw _reset	4.000s	71.478us	5	5	100.00
		aes_csr_rw	4.000s	51.391us	20	20	100.00
		aes_csr_alia sing	5.000s	117.747us	5	5	100.00
		aes_same_ csr_outstan ding	5.000s	509.910us	20	20	100.00
V2	tl_d_partial_acce ss	aes_csr_hw _reset	4.000s	71.478us	5	5	100.00
		aes_csr_rw	4.000s	51.391us	20	20	100.00
		aes_csr_alia sing	5.000s	117.747us	5	5	100.00
		aes_same_ csr_outstan ding	5.000s	509.910us	20	20	100.00

V2		TOTAL			602	602	100.00
V2S	reseeding	aes_reseed	13.000s	407.502us	50	50	100.00
V2S	fault_inject	aes_fi	17.000s	1.154ms	48	50	96.00
		aes_control _fi	28.000s	10.118ms	286	300	95.33
		aes_cipher_ fi	29.000s	10.021ms	332	350	94.86
V2S	shadow_reg_upd ate_error	aes_shadow _reg_errors	5.000s	133.197us	20	20	100.00
V2S	shadow_reg_rea d_clear_staged_ value	aes_shadow _reg_errors	5.000s	133.197us	20	20	100.00
V2S	shadow_reg_stor age_error	aes_shadow _reg_errors	5.000s	133.197us	20	20	100.00
V2S	shadowed_reset _glitch	aes_shadow _reg_errors	5.000s	133.197us	20	20	100.00
V2S	shadow_reg_upd ate_error_with_c sr_rw	aes_shadow _reg_errors _with_csr_r w	6.000s	1.629ms	20	20	100.00

V2S	tl_intg_err	aes_sec_cm	17.000s	1.539ms	5	5	100.00
		aes_tl_intg_ err	5.000s	183.009us	20	20	100.00
V2S	sec_cm_bus_inte grity	aes_tl_intg_ err	5.000s	183.009us	20	20	100.00
V2S	sec_cm_lc_escal ate_en_intersig_ mubi	aes_alert_re set	21.000s	757.606us	50	50	100.00
V2S	sec_cm_main_co nfig_shadow	aes_shadow _reg_errors	5.000s	133.197us	20	20	100.00
V2S	sec_cm_gcm_co nfig_shadow	aes_shadow _reg_errors	5.000s	133.197us	20	20	100.00
V2S	sec_cm_main_co nfig_sparse	aes_smoke	15.000s	591.563us	50	50	100.00
		aes_stress	24.000s	1.519ms	50	50	100.00
		aes_alert_re set	21.000s	757.606us	50	50	100.00
		aes_core_fi	30.000s	10.020ms	69	70	98.57

V2S	sec_cm_gcm_co nfig_sparse	aes_gcm_s ave_restore	17.000s	2.680ms	100	100	100.00
		aes_config_ error	41.000s	3.298ms	50	50	100.00
		aes_stress	24.000s	1.519ms	50	50	100.00
		aes_core_fi	30.000s	10.020ms	69	70	98.57
V2S	sec_cm_aux_con fig_shadow	aes_shadow _reg_errors	5.000s	133.197us	20	20	100.00
V2S	sec_cm_aux_con fig_regwen	aes_readabi lity	9.000s	121.797us	50	50	100.00
		aes_stress	24.000s	1.519ms	50	50	100.00
V2S	sec_cm_key_sid eload	aes_stress	24.000s	1.519ms	50	50	100.00
		aes_sideloa d	1.083m	1.928ms	50	50	100.00
V2S	sec_cm_key_sw _unreadable	aes_readabi lity	9.000s	121.797us	50	50	100.00

V2S	sec_cm_data_re g_sw_unreadabl e	aes_readabi lity	9.000s	121.797us	50	50	100.00
V2S	sec_cm_key_sec _wipe	aes_readabi lity	9.000s	121.797us	50	50	100.00
V2S	sec_cm_iv_confi g_sec_wipe	aes_readabi lity	9.000s	121.797us	50	50	100.00
V2S	sec_cm_data_re g_sec_wipe	aes_readabi lity	9.000s	121.797us	50	50	100.00
V2S	sec_cm_data_re g_key_sca	aes_stress	24.000s	1.519ms	50	50	100.00
V2S	sec_cm_key_ma sking	aes_stress	24.000s	1.519ms	50	50	100.00
V2S	sec_cm_main_fs m_sparse	aes_fi	17.000s	1.154ms	48	50	96.00
V2S	sec_cm_main_fs m_redun	aes_fi	17.000s	1.154ms	48	50	96.00
		aes_control _fi	28.000s	10.118ms	286	300	95.33
		aes_cipher_ fi	29.000s	10.021ms	332	350	94.86

		aes_ctr_fi	11.000s	487.898us	50	50	100.00
V2S	sec_cm_cipher_f sm_sparse	aes_fi	17.000s	1.154ms	48	50	96.00
V2S	sec_cm_cipher_f sm_redun	aes_fi	17.000s 1.154ms		48	50	96.00
		aes_control _fi	28.000s	10.118ms	286	300	95.33
		aes_cipher_ fi	29.000s	10.021ms	332	350	94.86
V2S	sec_cm_cipher_c tr_redun	aes_cipher_ fi	29.000s	10.021ms	332	350	94.86
V2S	sec_cm_ctr_fsm _sparse	aes_fi	17.000s	1.154ms	48	50	96.00
V2S	sec_cm_ctr_fsm _redun	aes_fi	17.000s	1.154ms	48	50	96.00
		aes_control _fi	28.000s	10.118ms	286	300	95.33
		aes_ctr_fi	11.000s	487.898us	50	50	100.00

V2S	sec_cm_ghash_f sm_sparse	aes_fi	17.000s	1.154ms	48	50	96.00
V2S	sec_cm_ctrl_spa rse	aes_fi	17.000s	1.154ms	48	50	96.00
		aes_control _fi	28.000s	10.118ms	286	300	95.33
		aes_cipher_ fi	29.000s	10.021ms	332	350	94.86
		aes_ctr_fi	11.000s	487.898us	50	50	100.00
V2S	sec_cm_main_fs m_global_esc	aes_alert_re set	21.000s	757.606us	50	50	100.00
V2S	sec_cm_main_fs m_local_esc	aes_fi	17.000s	1.154ms	48	50	96.00
		aes_control _fi	28.000s	10.118ms	286	300	95.33
		aes_cipher_ fi	29.000s	10.021ms	332	350	94.86
		aes_ctr_fi	11.000s	487.898us	50	50	100.00

V2S	sec_cm_cipher_f sm_local_esc	aes_fi	17.000s	1.154ms	48	50	96.00
		aes_control _fi	28.000s	10.118ms	286	300	95.33
		aes_cipher_ fi	29.000s	10.021ms	332	350	94.86
		aes_ctr_fi	11.000s	487.898us	50	50	100.00
V2S	sec_cm_ctr_fsm _local_esc	aes_fi	17.000s	1.154ms	48	50	96.00
		aes_control _fi	28.000s	10.118ms	286	300	95.33
		aes_ctr_fi	11.000s	487.898us	50	50	100.00
V2S	sec_cm_ghash_f sm_local_esc	aes_fi	17.000s	1.154ms	48	50	96.00
		aes_ghash_ fi	26.000s	1.126ms	90	90	100.00
V2S	sec_cm_data_re g_local_esc	aes_fi	17.000s	1.154ms	48	50	96.00

		aes_control _fi	28.000s	10.118ms	286	300	95.33
		aes_cipher_ fi	29.000s	10.021ms	332	350	94.86
V2S		TOTAL			1040	1075	96.74
V3	stress_all_with_r and_reset	aes_stress_ all_with_ran d_reset	1.200m	1.052ms	0	10	0.00
V3		TOTAL			0	10	0.00
		TOTAL			1748	1793	97.49

## Coverage Results

## Coverage Dashboard

Scor e	Bloc k	Branc h	Statemen t	Expressio n	Toggle	Fsm	Assertio n	CoverGrou p
98.15	98.26	95.12	99.43	95.35	97.71	100. 00	99.15	94.83

#### Failure Buckets

- Job timed out after \* minutes has 16 failures:
  - o Test aes\_control\_fi has 10 failures.
    - 31.aes\_control\_fi.39762280833013787632318002546425589758004409476 848320592026520521247275939990 Log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/31.aes\_con trol\_fi/latest/run.log

Job timed out after 1 minutes

93.aes\_control\_fi.36200435676179212390397060478829084311207517324 260029912163105480276334804687

Loa

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/93.aes\_con trol fi/latest/run.log

Job timed out after 1 minutes

- ... and 8 more failures.
- Test aes cipher fi has 6 failures.
  - 128.aes\_cipher\_fi.24066533726422333578056135198557611620313233650 932456999139645770160768375458

Log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/128.aes\_ci pher fi/latest/run.log

Job timed out after 1 minutes

■ 162.aes\_cipher\_fi.11464861624047779853606756099087672289977340177 6673669758368675749613276046609

Log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/162.aes\_ci pher fi/latest/run.log

Job timed out after 1 minutes

- ... and 4 more failures.
- UVM\_FATAL (aes\_cipher\_fi\_vseq.sv:62) [aes\_cipher\_fi\_vseq] wait timeout occurred! has 12 failures:
  - Test aes cipher fi has 12 failures.
    - 12.aes\_cipher\_fi.755876998673652237125140594452862312672291400642 66055455267651752210605723475

Line 141, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/12.aes\_cip her\_fi/latest/run.log

UVM\_FATAL @ 10046455036 ps: (aes\_cipher\_fi\_vseq.sv:62)

[uvm\_test\_top.env.virtual\_sequencer.aes\_cipher\_fi\_vseq] wait timeout occurred!

UVM\_INFO @ 10046455036 ps: (uvm\_report\_catcher.svh:705) [UVM/REPORT/CATCHER]

- --- UVM Report catcher Summary —
- 32.aes\_cipher\_fi.587943451909591104084479327631896430450655748470 13004918347345351164932045452

Line 143, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/32.aes\_cip

her\_fi/latest/run.log

UVM\_FATAL @ 10031949415 ps: (aes\_cipher\_fi\_vseq.sv:62) [uvm\_test\_top.env.virtual\_sequencer.aes\_cipher\_fi\_vseq] wait timeout occurred!

UVM\_INFO @ 10031949415 ps: (uvm\_report\_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary —

- ... and 10 more failures.
- UVM\_FATAL (aes\_control\_fi\_vseq.sv:62) [aes\_control\_fi\_vseq] wait timeout occurred! has 4 failures:
  - Test aes control fi has 4 failures.
    - 5.aes\_control\_fi.808369283557345996326848805943921099040048232430 12311188111517857389762812717

Line 141, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/5.aes\_control\_fi/latest/run.log

UVM\_FATAL @ 10050169973 ps: (aes\_control\_fi\_vseq.sv:62) [uvm\_test\_top.env.virtual\_sequencer.aes\_control\_fi\_vseq] wait timeout occurred!

UVM\_INFO @ 10050169973 ps: (uvm\_report\_catcher.svh:705) [UVM/REPORT/CATCHER]

- --- UVM Report catcher Summary
- 156.aes\_control\_fi.1497450380261521395695348369930744394431618939 0200052092449445913338539277721

Line 156, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/156.aes\_control fi/latest/run.log

UVM FATAL @ 10025865160 ps: (aes control fi vseg.sv:62)

[uvm\_test\_top.env.virtual\_sequencer.aes\_control\_fi\_vseq] wait timeout occurred!

UVM\_INFO @ 10025865160 ps: (uvm\_report\_catcher.svh:705) [UVM/REPORT/CATCHER]

- --- UVM Report catcher Summary —
- ... and 2 more failures.
- UVM\_ERROR (cip\_base\_vseq.sv:868) [aes\_common\_vseq] Check failed (!has\_outstanding\_access()) Waited \* cycles to issue a reset with no outstanding accesses. has 3 failures:
  - Test aes\_stress\_all\_with\_rand\_reset has 3 failures.
    - 0.aes\_stress\_all\_with\_rand\_reset.1120426775477596861572460739523823 33590874423705436052328890072930313317305053

Line 632, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/0.aes\_stres s all with rand reset/latest/run.log

UVM\_ERROR @ 1052037409 ps: (cip\_base\_vseq.sv:868)

[uvm\_test\_top.env.virtual\_sequencer.aes\_common\_vseq] Check failed (!has\_outstanding\_access()) Waited 10000 cycles to issue a reset with no

outstanding accesses.

UVM\_INFO @ 1052037409 ps: (uvm\_report\_catcher.svh:705)

[UVM/REPORT/CATCHER]
--- UVM Report catcher Summary —

1.aes\_stress\_all\_with\_rand\_reset.6073154310426398830138379093477893
 5147274371733455313903600959940263701979729
 Line 148, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/1.aes\_stres s\_all\_with\_rand\_reset/latest/run.log

UVM ERROR @ 166173512 ps: (cip base vseg.sv:868)

[uvm\_test\_top.env.virtual\_sequencer.aes\_common\_vseq] Check failed (!has\_outstanding\_access()) Waited 10000 cycles to issue a reset with no outstanding accesses.

UVM\_INFO @ 166173512 ps: (uvm\_report\_catcher.svh:705) [UVM/REPORT/CATCHER]

- --- UVM Report catcher Summary —
- ... and 1 more failures.
- UVM\_ERROR (uvm\_sequencer\_base.svh:757) sequencer [SEQREQZMB] The task responsible for requesting a wait\_for\_grant on sequencer 'sequencer' for sequence 'sideload\_seq' has been killed, to avoid a deadlock the sequence will be removed from the arbitration queues has 3 failures:
  - Test aes stress all with rand reset has 3 failures.
    - 3.aes\_stress\_all\_with\_rand\_reset.3202402219597731933880109391850750 1165026108405700267537869998111241584332688 Line 1275, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/3.aes\_stres s all with rand reset/latest/run.log

UVM\_ERROR @ 1575352140 ps: (uvm\_sequencer\_base.svh:757) uvm\_test\_top.env.keymgr\_sideload\_agent.sequencer [SEQREQZMB] The task responsible for requesting a wait\_for\_grant on sequencer 'uvm\_test\_top.env.keymgr\_sideload\_agent.sequencer' for sequence 'uvm\_test\_top.env.virtual\_sequencer.aes\_reseed\_vseq.sideload\_seq' has been killed, to avoid a deadlock the sequence will be removed from the arbitration queues

UVM\_INFO @ 1575352140 ps: (uvm\_report\_catcher.svh:705) [UVM/REPORT/CATCHER]

--- UVM Report catcher Summary —

6.aes\_stress\_all\_with\_rand\_reset.1666857106512760489468211282379595 7351385760358700317468316330337089624520924

Line 318, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/6.aes\_stres s\_all\_with\_rand\_reset/latest/run.log

UVM\_ERROR @ 111228300 ps: (uvm\_sequencer\_base.svh:757) uvm\_test\_top.env.keymgr\_sideload\_agent.sequencer [SEQREQZMB] The task responsible for requesting a wait\_for\_grant on sequencer 'uvm\_test\_top.env.keymgr\_sideload\_agent.sequencer' for sequence 'uvm\_test\_top.env.virtual\_sequencer.aes\_stress\_vseq.sideload\_seq' has been killed, to avoid a deadlock the sequence will be removed from the arbitration queues

```
UVM_INFO @ 111228300 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] --- UVM Report catcher Summary —
```

- ... and 1 more failures.
- UVM\_FATAL (aes\_base\_vseq.sv:75) [aes\_alert\_reset\_vseq] Check failed (aes\_ctrl\_aux[\*] == cfg.do reseed) has 2 failures:
  - o Test aes stress all with rand reset has 2 failures.
    - 4.aes\_stress\_all\_with\_rand\_reset.9429085514618294307114125715031216 9263168513744479042444511894736208554671890

Line 221, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/4.aes\_stres s all with rand reset/latest/run.log

UVM FATAL @86346459 ps: (aes base vseq.sv:75)

[uvm\_test\_top.env.virtual\_sequencer.aes\_alert\_reset\_vseq] Check failed (aes\_ctrl\_aux[0] == cfg.do\_reseed)

UVM\_INFO @86346459 ps: (uvm\_report\_catcher.svh:705)

[UVM/REPORT/CATCHER]

- --- UVM Report catcher Summary —
- 9.aes\_stress\_all\_with\_rand\_reset.1314704663526174291182018932440832 7819772727400659300616246710119518899577573

Line 364, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/9.aes\_stres s all with rand reset/latest/run.log

UVM\_FATAL @ 934971286 ps: (aes\_base\_vseq.sv:75)

[uvm\_test\_top.env.virtual\_sequencer.aes\_alert\_reset\_vseq] Check failed (aes ctrl aux[0] == cfg.do reseed)

UVM INFO @ 934971286 ps: (uvm report catcher.svh:705)

[UVM/REPORT/CATCHER]

- --- UVM Report catcher Summary —
- UVM\_FATAL (aes\_base\_vseq.sv:75) [aes\_stress\_vseq] Check failed (aes\_ctrl\_aux[\*] == cfg.do reseed) has 1 failures:
  - o Test aes stress all with rand reset has 1 failures.
    - 2.aes\_stress\_all\_with\_rand\_reset.8358536606382957583905422209839702 4365654275013104902186207328090945741777978

Line 159, in loa

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/2.aes\_stres s all with rand reset/latest/run.log

UVM\_FATAL @42056533 ps: (aes\_base\_vseq.sv:75)

[uvm\_test\_top.env.virtual\_sequencer.aes\_stress\_vseq] Check failed

(aes\_ctrl\_aux[0] == cfg.do\_reseed)

UVM\_INFO @42056533 ps: (uvm\_report\_catcher.svh:705)

[UVM/REPORT/CATCHER]

- --- UVM Report catcher Summary —
- UVM\_FATAL (aes\_core\_fi\_vseq.sv:70) [aes\_core\_fi\_vseq] wait timeout occurred! has 1 failures:
  - Test aes\_core\_fi has 1 failures.
    - 7.aes\_core\_fi.99999228629565061850959879040952319720024317284416 738633904791756165348311544

Line 151, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/7.aes\_core fi/latest/run.log

UVM FATAL @ 10019539895 ps: (aes core fi vseq.sv:70)

[uvm\_test\_top.env.virtual\_sequencer.aes\_core\_fi\_vseq] wait timeout occurred!

UVM\_INFO @ 10019539895 ps: (uvm\_report\_catcher.svh:705) [UVM/REPORT/CATCHER]

--- UVM Report catcher Summary —

- UVM\_FATAL (aes\_base\_vseq.sv:306) virtual\_sequencer [aes\_reseed\_vseq] Expected GCM phase GCM\_AAD, got GCM\_TEXT has 1 failures:
  - o Test aes stress all with rand reset has 1 failures.
    - 8.aes\_stress\_all\_with\_rand\_reset.6259407056589976081322344626819491 4654020338226920008604277069345647102193136

Line 1400, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/8.aes\_stres s all with rand reset/latest/run.log

UVM\_FATAL @ 3095618100 ps: (aes\_base\_vseq.sv:306)

uvm test top.env.virtual sequencer

[uvm\_test\_top.env.virtual\_sequencer.aes\_reseed\_vseq] Expected GCM phase GCM\_AAD, got GCM\_TEXT

UVM\_INFO @ 3095618100 ps: (uvm\_report\_catcher.svh:705)

[UVM/REPORT/CATCHER]

--- UVM Report catcher Summary —

xmsim: \*E,ASRTST

(/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/default/src/lowrisc\_ip\_aes\_\*/rtl/aes\_core.sv,1136): Assertion AesSecCmDataRegLocalEscDataOut has failed (\* cycles, starting \* PS) has 1 failures:

- Test aes fi has 1 failures.
  - 17.aes\_fi.10607702515280519143352732666491044083271682570580330 6564146147709417365689521

Line 3101, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/17.aes\_fi/la test/run.log

xmsim: \*E,ASRTST

(/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/default/src/lowrisc\_ip\_aes\_1.0/rtl/aes\_core.sv,1136): (time 17291759 PS) Assertion tb.dut.u\_aes\_core.AesSecCmDataRegLocalEscDataOut has failed (2 cycles, starting 17270926 PS)

(\$past(iv\_q) != \$past(state\_done\_transposed, 2) ^ \$past(data\_in\_prev\_q, 2)))
xmsim: \*E.ASRTST

(/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/default/src/lowrisc\_ip\_aes\_1.0/rtl/aes\_core.sv,1142): (time 17291759 PS) Assertion tb.dut.u\_aes\_core.AesSecCmDataRegLocalEsclv has failed (2 cycles, starting 17270926 PS)

UVM\_ERROR @17291759 ps: (aes\_core.sv:1136) [ASSERT FAILED] AesSecCmDataRegLocalEscDataOut

 UVM\_FATAL (aes\_fi\_vseq.sv:86) virtual\_sequencer [aes\_fi\_vseq] Was Able to finish without clearing reset has 1 failures:

- o Test aes\_fi has 1 failures.
  - 27.aes\_fi.741595708288206378055933773186111382567062685911063089 06422127955529801080042

Line 25578, in log

/home/dev/src/scratch/aes-gcm-review/aes\_masked-sim-xcelium/27.aes\_fi/la test/run.log

UVM\_FATAL @57149448 ps: (aes\_fi\_vseq.sv:86)

uvm\_test\_top.env.virtual\_sequencer

[uvm\_test\_top.env.virtual\_sequencer.aes\_fi\_vseq] Was Able to finish without clearing reset

UVM\_INFO @57149448 ps: (uvm\_report\_catcher.svh:705)

[UVM/REPORT/CATCHER]

--- UVM Report catcher Summary ---