CPS 104 Computer Organization and Programming Lecture 9: Integer Arithmetic.

Robert Wagner

CPS104 IMD.1

©RW Fall 200

Overview of Today's Lecture:

 $\ \, \hbox{ Integer Multiplication and Division.} \\$

Read Appendix B

CPS104 IMD.2

ORW Fall 2000

Integer Multiplication

- O Product = Multiplicand x Multiplier
- o Example: 0011 x 0101

CPS104 IMD.3

©RW Fall 200

Multiplication Algorithm #1

- From Right-Left:
 - * If multiplier digit = 1: add (shifted) copy of multiplicand to result.
 - * If multiplier digit = 0: add 0 to result. (do nothing)
- o 32 steps when multiplier is 32-bit number.
- Example: 3₁₀ x 5₁₀ or 0011₂ x 0101₂
 Product = 00001111₂
- o Product has twice as many bits as operands

CPS104 IMD.4

©RW Fall 2000

Multiplication Hardware #1

o Multiplicand starts in right half of register





Figure Copyright Morgan Kar

CPS104 IMD.6

Multiplication Hardware #2

- O Shift Multiplicand Left works same as Shift Product Right
- Only need 32 bits for multiplicand



- O Possible to combine multiplier and product registers
 - * Keep multiplier in low order 32 bits of product register

CPS104 IMD.7

©RW Fall 2000

Multiplication Algorithm #2



CPS104 IMD.8

opyright Morgan Kaufmann ©RW Fall 2000

Signed Multiplication II

- Overflow can occur during the addition step
 - * Solution: Make the product register one bit longer
- Recall that the high-order bit of the multiplier has
 NEGATIVE weight
 - * If the high-order bit of the multiplier is 1, SUBTRACT the multiplicand from the product, instead of adding it

CPS104 IMD.9

©RW Fall 20

	<u> </u>			

Multiplication Examples (4 bit operands)

001112* 01112	110012* 10012	001112* 10012	110012* 01112
00000 0111	00000 1001	00000 1001	00000 0111
00111 0111	11001 1001	00111 1001	11001 0111
00011 1011	11100 1100	00011 1100	11100 1011
01010 1011	11110 0110	00001 1110	10101 1011
00101 0101	11111 0011	00000 1111	11010 1101
01100 0101	subtract	subtract	10011 1101
00110 0010	00110 0011	11001 1111	11001 1110
00011 0001	00011 0001	11100 1111	11100 1111
= 3*16+1	-7*-7 = 49	-(00011 0001)	-7*7 = -49
CPS104 IMD.10		(22227 0001)	©RW Fall 2000

Booth Encoding

- Observation:
 - * Can write number as difference of two numbers.
 - * In particular: Can replace a string of 1s with initial subtract when we see a 1, and then an add when we see the bit AFTER the last 1
- o Example 1: 7₁₀
 - $* 7_{10} = -1_{10} + 8_{10}$
 - $* 0111_2 = -0001_2 + 1000_2$
- Example 2: 110₁₀ = 01101110₂
 - * $110_{10} = (-2_{10} + 16_{10}) + (-32_{10} + 128_{10})$
 - * 01101110₂ = (-00000010₂ + 00010000₂) + (-00100000₂ + 10000000₂)
- O Works for signed numbers as well!

CPS104 IMD 11

Booth's Algorithm

- o Similar to previous multiply algorithm.
- o (Current, Previous) bits of Multiplier:
 - * 0,0: middle of string of 0s; do nothing
 - * 0,1: end of a string of 1s; add multiplicand
 - * 1,0; start of string of 1s; subtract multiplicand
 - * 1,1: middle of string of 1s; do nothing
- O Shift Product/Multiplier right 1 bit (as before)

CPS104 IMD.12 ©RW Fall

Booth Multiplication Examples (4 bit operands)

```
01112* 01112
              10012* 10012
                                01112* 10012
                                                10012* 01112
0000 0111 0 -
               0000 1001 0 -
                                0000 1001 0 -
                                                0000 0111 0 -
1001 0111
               0111 1001
                                1001 1001
                                                0111 0111
1100 1011 1 x
               0011 1100 1 +
                                1100 1100 1 +
                                                0011 1011 1 x
1110 0101 1 x
               1100 1100
                                0011 1100
                                                0001 1101 1 x
                                                0000 1110 1 +
1111 0010 1 +
               1110 0110 0 x
                                0001 1110 0 x
0110 0010
               1111 0011 0 -
                                0000 1111 0 -
                                                1001 1110
0011 0001
               0110 0011
                                1100 1111
                                                1100 1111
               00110 001
                                -(0011 0001)
= 3*16+1
                                                -7*7 = -49
                -7*-7 = 49
CPS104 IMD.13
                                                     ©RW Fall 2000
```

Signed Multiplication

- $\ \, \bigcirc$ Convert negative numbers to positive and remember the original signs.
- o In 2s-complement, can multiply directly
 - * using a 1-bit longer product register
 - * Sign extend when shifting
 - * Subtract instead of adding on last step
- Or, use Booth's algorithm
 - * Sign extend when shifting

CPS104 IMD.14 ©RW Fall 2000

Integer Division


- O Dividend = Quotient x Divisor + Remainder
- $\,\circ\,$ Example: 1,001,010 $_{\rm ten}$ / 1000 $_{\rm ten}$

Compare shifted divisor and remainder, subtract only if divisor<=remainder

CPS104 IMD.15 GRW Fall

Division Hardware #1

- o Dividend starts in Remainder register
- O Divisor starts in left half of divisor register
- O Comparison requires extra hardware, not shown, or extra steps



CPS104 IMD.16

oyright Morgan Kaulmann ORW Fall 2000

- o Similar to multiplication
 - * Shift remainder left instead of shifting divisor right
 - * Combine quotient register with right half of remainder register

Division (contd.)

- o Signed Division
 - * Remember the signs and negate quotient if different.
 - * Make sign of remainder match the dividend
- $\circ\;$ Same hardware can be used for both multiply and divide.
 - * Need 64-bit register that can shift left and right
 - * ALU that adds or subtracts
 - * Optimizations possible

CPS104 IMD.17

Summary

- O Both multiplication and division are MULTISTEP algorithms
- Multiplication takes some 32 "steps", each about 1 cycle
- Division may take twice as long
- o Some optimizations are possible
 - * Multiplication in about 9 cycles (32-bit operands)
 - * Division in about 32
- Each algorithm uses one 64-bit register, usually split into a HI 32-bit part, and a LO 32-bit part
 - * MIPS uses MFHI and MFLO operations to read these
- o Both operations (and MOD) are SLOW compared to ADD

CPS104 IMD.18

©RW Fall 20

©RW Fall 2000