

## 1 / RP2040 + FLASH + BOOT + RESET








SW60 RESET

SW57 BOOTSEL

## 2 / USB LOGICAL INPUT + 3V3 POWER

DRAFT: USB pads are individual logical nets, not JST pin order. CC/ESD/shield on existing daughterboard unverified.





TP1 VBUS_USB / USB LOGICALGND / TP2 USB LOGICAL USB_DM / TP3 USB LOGICALUSB_DP / TP4 USB LOGICAL

F1 500mA hold / provisional

PWR_FLAG #FLG01

PWR_FLAG #FLG02

## 3 / CLOCK + SENSOR MCU-SIDE ONLY




TP10 SENSOR_MISO_3V3 / TP11 SENSOR_CS_3V3 / TP12 SENSOR_SCLK_3V3 / TP13 SENSOR_MOSI_3V3 / TP14 SENSOR_MOTION_3V3 / TP15 SENSOR_RESET_3V3 / TP16 GND / TP17 +3V3

No module connector or 5V sensor connection. Verify revision and level translation before connection.


DECOUPLING: individual IOVDD / USB / ADC / DVDD pins: VREG 1uF input + output

C3 100nF · C4 100nF · C5 100nF · C6 100nF · C7 100nF · C8 100nF · C9 100nF · C10 100nF · C11 100nF · C12 100nF · C13 1uF · C14 1uF · C15 100nF

TP5 SWCLK / SWD · TP6 SWDIO / SWD · TP7 RUN / SWD · TP8 GND / SWD · TP9 +3V3 / SWD

## 4 / 5 ROW x 15 COLUMN MATRIX: COL -> switch -> diode ANODE -> CATHODE -> ROW (COL2ROW)

63 keys; stable references from preferred.keys. Central reservation is NOT A HOLE.




NOT FOR FABRICATION — sensor and daughterboard interfaces provisional

Sheet: /
File: keycult63.kicad_sch

**Title: Keycult63 / electrical review draft**

| Size: A1 | Date: 2026-10-29 | Rev: DRAFT-B |
|---|---|---|
| KiCad E.D.A. 10.0.7 | | Id: 1/1 |