

Advanced Operating Systems (263-3800-00L) Page Tables

Timothy Roscoe & Andrew Baumann



© Systems Group | Department of Computer Science | ETH Zürich

Thursday 30 September 2010

Outline

Review of page-based virtual memory

Page table structures


- Linear page table
- Hierarchical page table
- Virtual linear array page table
- Hashed page table
- Software-loaded TLBs

30.09.2010

Advanced Operating Systems | Systems Group | Department of Computer Science

2

Page-based virtual memory (review)



- ▶ **Page table** stores the translation
 - ▶ TLB is a cache for the page table(s)
 - ▶ May be loaded by hardware or software
- ▶ **Base page size** determined by hardware
 - ▶ 4KiB, 8KiB typical
- ▶ **Superpage** is a multiple (2^n) of the base page size
 - ▶ Used to increase TLB coverage, reduce contention


30.09.2010

Advanced Operating Systems | Systems Group | Department of Computer Science

4

Linear page table

- ▶ Array of frame numbers indexed by page number
- ▶ Example: PDP-11 (16-bit address, 8KiB pages)



- ✗ Not feasible for a 32-bit address space


30.09.2010

Advanced Operating Systems | Systems Group | Department of Computer Science

6

Hierarchical page table

Example: i386 page tables



- ✓ Saves memory (vs. linear PT) for mostly-empty address spaces
 - ✗ More memory references required for lookup
- ▶ Easy to implement in hardware
 - ▶ Used by x86, ARM, SPARC (among others)
- ✓ Natural support for superpages
 - ▶ Also the generic page-table “abstraction” in Linux

30.09.2010

Advanced Operating Systems | Systems Group | Department of Computer Science

7

Concrete example: ARM page tables

MMU supports:

Sections 1MiB (somewhat like a page)

Large pages 64KiB

Small pages 4KiB

Tiny pages 1KiB

Two-level hierarchical page table:


- ▶ First-level table (16KiB) holds section translations and pointers to second-level tables
- ▶ Second-level tables may be **coarse** or **fine**
 - ▶ **Coarse tables** (1KiB) hold large and small page translations
 - ▶ **Fine tables** (4KiB) can also hold tiny page translations

30.09.2010

Advanced Operating Systems | Systems Group | Department of Computer Science

8

Small name in orange name table




ETH
Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zürich

inf
Informations
Computer Science

- 30.09.2010 Advanced Operating Systems | Systems Group | Department of Computer Science 11

ETH
 Eidgenössische Technische Hochschule | Zurich
 www.ethz.ch
 inf
 Information Systems
 Computer Science

page number	offset
-------------	--------



ETH
Eidgenössische Technische Hochschule | Swiss Federal Institute of Technology Zurich

inf
Informatics
Computer Science

- 30.09.2010 Advanced Operating Systems | Systems Group | Department of Computer Science 10

ETH
Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zürich

inf
Informations
Computer Science

30.09.2010 Advanced Operating Systems | Systems Group | Department of Computer Science 12

- ETH
 Eidgenössische Technische Hochschule | Zurich
 www.ethz.ch
 inf
 Information Systems
 Computer Science

Software-loaded TLBs

- 30.09.2010 Advanced Operating Systems | Systems Group | Department of Computer Science 14

Summary

- ▶ ARM has a hardware-walked page table, but L4 manages this
- ▶ You thus have freedom on what you implement in SOS
- ▶ We've shown a few common examples, many variations and alternatives are possible
 - ▶ Check the literature if interested
- ▶ You'll need to support demand paging (swap) later on