

# Report from Lab 3

## Detector of the positive edge

I declare that this piece of work, which is the basis for recognition of achieving learning outcomes in the Digital Circuits course, was completed on my own.

First and last name: Michał Łezka


Student record book number (Student ID number): 303873

Date: 30.04.2021

### Theoretical design

The task assigned to me was task 3. I was supposed to create a detector of the positive edge where device must copy a full, uncut pulse of the clock if the slope of the t is encountered at the high state of the clock and copy two consecutive clock pulses to the output if slope of the t is encountered at the low state of the clock.

First, I have created timing diagram and numbered the states:




Now, based on that timing diagram I have created a table showing how states behave and searched for compatible states:

state	00	01	11	10	y
0	1	-	8	0	0
1	0	2	-	0	0
2	-	0	3	-	0
3	-	4	0	-	1
4	-	0	5	-	0
5	-	6	0	-	1
6	1	0	7	-	0
7	-	6	0	0	0
8	-	4	0	-	0


  

compatible with:	
0 ← 1, 8	0 ← 8
1 ← 2,	1 ← 2
2 ← x	6 ← 7
3 ← 8 x	
4 ← x	
5 ← 8 x	
6 ← 7	
7 ← x	
8 ← x	

Now, I have merged states 0 with 8, 1 with 2 and 6 with 7 and got the table on the left:



and based on that table, I have drawn state transitions in a graphic way to find critical races. Then, I put it in a hypercube, but I didn't draw all the transitions as it was easy to put states in the cube and found drawing transitions again redundant:



With that, I have created yet another table, showing all the states and their transitions:

ct → s2	00	01	11	10	Y
0 → 000	001	010	000	000	0
1 → 001	001	001	011	000	0
3 → 011	-	010	011	-	1
4 → 010	-	010	110	-	0
5 → 110	-	100	110	-	1
6 → 101	001	101	101	100	0
→ 100	-	-	-	000	0

NEW STATE 2

Now all that was left was transcoding it into SR flip-flops, but that part was done in excel as it is much quicker to do that there. What I did was rewrite the table above in excel, but with the remaining, not used state 111 and filled it with don't cares. Transcoding was done using the table provided during laboratory introduction and is also visible in the excel on the left:

	00	01	11	10
000	001	010	000	000
001	001	001	011	000
011	x	010	011	x
010	x	010	110	x
110	x	100	110	x
111	x	x	x	x
101	001	101	101	100
100	x	x	x	000

$Q \rightarrow Q'$	S	R
0 → 0	0	-
0 → 1	1	0
1 → 0	0	1
1 → 1	-	0

S0	00	01	11	10
000	1	0	0	0
001	x	x	x	0
011	x	0	x	x
010	x	0	0	x
110	x	0	0	x
111	x	x	x	x
101	x	x	x	0
100	x	x	x	0

S0 =  $\sim ct$

R0	00	01	11	10
000	0	x	x	x
001	0	0	0	1
011	x	1	0	x
010	x	x	x	x
110	x	x	x	x
111	x	x	x	x
101	0	0	0	1
100	x	x	x	x

R0 =  $ct + \sim ctQ1$

S1	00	01	11	10
000	0	1	0	0
001	0	0	1	0
011	x	x	x	x
010	x	x	x	x
110	x	0	x	x
111	x	x	x	x
101	0	0	0	0
100	x	x	x	0

S1 =  $\sim ct \sim Q1 \sim Q0 + ct \sim Q2Q0$

R1	00	01	11	10
000	x	0	x	x
001	x	x	0	x
011	x	0	0	x
010	x	0	0	x
110	x	1	0	x
111	x	x	x	x
101	x	x	x	x
100	x	x	x	x

R1 =  $\sim ctQ2$

S2	00	01	11	10
000	0	0	0	0
001	0	0	0	0
011	x	0	0	x
010	x	0	1	x
110	x	x	x	x
111	x	x	x	x
101	0	x	x	x
100	x	x	x	0

S2 =  $ctQ1 \sim Q0$


  

R2	00	01	11	10
000	x	x	x	x
001	x	x	x	x
011	x	x	x	x
010	x	x	0	x
110	x	0	0	x
111	x	x	x	x
101	1	0	0	0
100	x	x	x	1


R2 =  $\sim ct + Q2 \sim Q1 \sim Q0$

## Schematics and test results

Having the Karnaugh tables solved, it was simple to implement it in the Xilinx as a few “and” and “or” gates. Because you can’t add output as an input, if I needed Q0, Q1 or Q2 as input, I drew a wire from the proper flip-flop and connected it to the input where needed. This is the schematic:



And this is how the testbench looked like:



As we can see, it doesn't work properly, it triggers on the positive edge but then it doesn't do what it was supposed to.

## Troubleshooting

After seeing that the detector is not working properly, I started looking through everything to find some kind of mistake. I found 4 mistakes in my transcoding:

S0	00	01	11	10
000	1	0	0	0
001	x	x	x	0
011	x	0	1	x
010	x	0	0	x
110	x	0	0	x
111	x	x	x	x
101	1	1	1	0
100	x	x	x	0

→

S0	00	01	11	10
000	1	0	0	0
001	x	x	x	0
011	x	0	x	x
010	x	0	0	x
110	x	0	0	x
111	x	x	x	x
101	x	x	x	0
100	x	x	x	0

but to my surprise, it didn't change the result at all. Sadly, after another hour of looking through everything I didn't find any other mistakes, I found things that could've been a bit better optimised, but what I initially did was, from what I saw, not incorrect.

## Conclusions

Overall, the experiment succeeded only partially. Some kind of mistake crept in and I couldn't find said mistake. Even though the results are wrong, I believe that it is caused by a very well-hidden mistake and not lack of knowledge on how to perform the task.