{"payload":{"header_redesign_enabled":false,"results":[{"id":"487455827","archived":false,"color":"#b2b7f8","followers":60,"has_funding_file":false,"hl_name":"gzzyyxh/Quafu","hl_trunc_description":"A small SoC with a pipeline 32-bit RISC-V CPU.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":487455827,"name":"Quafu","owner_id":68996762,"owner_login":"gzzyyxh","updated_at":"2022-06-01T06:08:08.116Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fpga","processor","riscv","verilog","risc-v","sopc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Agzzyyxh%252FQuafu%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/gzzyyxh/Quafu/star":{"post":"YkkUPH5BI7lF3sNxOnduKUwoFRfpG7aRhO3xuzbB1gD4MO8OOCQ7owHQyIjfDn6hHH7gFrUPExGQ8P8wLyqMEA"},"/gzzyyxh/Quafu/unstar":{"post":"NLqrXUU_xsa7KVsLa7jMtcKWwgZAQ7AC4YnQWm7pjs21wzB8dRPRdIJRsvvd6JnKPsjkd55xonsXvIL8xFn6rA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lp3JzNfTn1I8_8MQz68e56EPyKJ83snnX1X5OtEV00oYnGxMQsZrJEhmugu5XCxbOatN8YWivhwWW6hahxksqg"}}},"title":"Repository search results"}