


IE2104



Number System

- BIT (BInary digIT) \rightarrow 0 (False) & 1 (True)
- Binary $(0, 1)_2$ \rightarrow 3-bit string $(000, 001, 010, 011 \dots)$, 4-bit string $(0000, 0001, 0010, \dots)$
- Decimal $(0-9)$
- Octal $(0-7) \rightarrow 0, 1, 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15 \dots$
- Hexadecimal $(0-F)$ $\rightarrow 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F$

Binary to Decimal
 E.g. 4-bit binary number 1011_2 is binary position -1 $I_{i-1} = 0$
 $1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 11_{10} \rightarrow$ decimal
 for octal most significant bit (MSB)
 this is 8 least significant bit (LSB)

hexadecimal to decimal
 E.g. $B5E_{16} = 11 \times 16^2 + 5 \times 16^1 + 14 \times 16^0$
 $= 2910_{10}$

9 A B C D E F
 10 11 12 13 14 15

Division to get smt from decimal

E.g.	Quotient	Remainder
	168	
	84	0
	42	0
	21	0
	10	1
	5	0
	2	1
	1	0
	0	1

$$168_{10} = 10101000_2$$

E.g.	Quotient	Remainder
	2793	
	174	9
	10	14 (E)
	0	10 (A)

$$2793_{10} = AE9_{16}$$

Conversion b/w binary & octal

↳ Each Octal digit equals to 3 bits

$$\begin{array}{ccccccc} 3 & 6 & 2 & 8 & 0 & 10 & 101 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 011 & 110 & 010 & 1000 & 2 & 5 & 6_8 \end{array}$$

$$\begin{array}{cc} 000 & 0 \\ 001 & 1 \\ 010 & 2 \\ 011 & 3 \\ \vdots & \vdots \end{array}$$

If have 10100, just add 0s in front
 $010\ 100$ groups of 3

Conversion b/w binary & hex

↳ Each hexadecimal digit equals to 4 bits

$$\begin{array}{ccccccc} E & 2 & 8 & 0 & 10 & 11 & 100 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 1110 & 0010 & 1000 & 0000 & 2 & 5 & 6_8 \end{array}$$

$$\begin{array}{ccccc} F & B & 1 & 6 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 1111 & 1011 & 0001 & 0000_2 \end{array}$$

Representation of Signed Number

↳ Normally use $+/-$ to represent \ominus ve & \oplus ve \rightarrow binary uses smt else:

1. Signed & Magnitude Representation

↳ If M&B = 0 \rightarrow number \ominus ve $[101101 = +13]$ first no. not included in value calculations \rightarrow do not affect value

↳ If M&B = 1 \rightarrow number \oplus ve $[111101 = -13]$

Disadvantage: a) 2 patterns represent 0 $[1000 = +0, 100 = -0]$

b) Handle sign bit separately

2. One's Complement Representation

→ Positive & corresponding negative no. complement each other. (Logic NOT)

E.g. $01|01 = +13$ $100|0 = -13$

in front means $+ve$
all the bits are inverted ($0 \rightarrow 1, 1 \rightarrow 0$)

Advantages: Symmetry & ease of complementation

→ Disadvantages: 2 patterns represent 0 [$000 = +0$, $111 = -0$]

3. Two's Complement Representation

Positive & negative numbers are their corresponding 1's complement number +1.

E.g. 011 01 ^{complement first} _{then add 1} = +13 discarded (always like that)

$$10010 + 1 = 10011 = -13 \quad 1111 + 1 = 0000 = +0$$

→ value of 2's Complement Number of 11011

$$\text{Value} = (-1) \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\ = -16 + 8 + 0 + 2 + 1 = -5$$

Binary Addition

$$\begin{array}{r} 190 \\ + 14 \\ \hline 330 \end{array}$$

Binary Subtraction

$$\begin{array}{r}
 \text{E.g.} \\
 \begin{array}{ccccccc}
 & 0 & 0 & 1 & 1 & 0 \\
 & \cancel{1} & \cancel{X} & \cancel{0} & \cancel{0} & \cancel{X} & 0 \\
 - & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
 \hline
 & 1 & 0 & 1 & 1 & 0 & 1 & 1
 \end{array}
 \end{array}$$

$$\begin{array}{r} 229 \\ - 46 \\ \hline 183 \end{array}$$

Two's Complement Addition & Subtraction

↳ Any carry beyond MSB ignored.

$$\begin{array}{r}
 & 0 & 0 \\
 \text{E.g.} & \underline{\begin{array}{r} 1 & 1 & 0 \\ + 1 & 0 & 0 \end{array}} & -2 \rightarrow 0010 \rightarrow +2 \\
 & \underline{\begin{array}{r} & & \\ & & \end{array}} & 1101+1 = 1110 = -2 \\
 \text{ignore } \cancel{+10000} & \text{answer } \cancel{-8} &
 \end{array}$$

\rightarrow if $-2 - 6 \rightarrow$ from $+2$ & $+6$ charged
both to 0 ve \rightarrow add A

$$\text{E.g. } 8S_{16} - 3B_{16} = 8S_{16} + (-3B_{16}) \quad 8S_{16}$$

$$3B_6 = 0011 \mid 1011$$

$$-3B_{16} = 1100\ 0101 = CS_{16}$$

$$\begin{array}{r} \text{discard } \underline{\text{carry}} \\ + C S_{16} \\ \hline + 4 A_{16} \end{array} \rightarrow \text{Ans } A$$

Value Range

For n-bit binary, range is:

Unsigned	$0 \rightarrow +2^n - 1$
1's complement	$-(2^{n-1} - 1) \rightarrow +2^{n-1} - 1$
2's Complement	$-2^{n-1} \rightarrow +2^{n-1} - 1$

↳ Addition of 2 number different sign \rightarrow never overflow. But if addition of same sign \rightarrow get a different sign \rightarrow overflow

Binary-Coded Decimal (BCD) [8421 code]

↳ Each decimal digit represented by 4 bit. Weight for BCD bit are 8, 4, 2 + 1.

0	0000
1	0001
2	0010
3	0011
4	0100

5	0101
6	0110
7	0111
8	1000
9	1001

* Binary 1010 to 1111
not used ↗ 10 ↘ 15

E.g. $386_{10} \rightarrow \overbrace{0011}^3 \overbrace{1000}^8 \overbrace{0110}^6$

combined tgt not
binary number *

2421 code

↳ weights of 2421.

Advantage: self complementing, 2 BCD number with sum of 9 have 2421 code complement each other

$$\text{E.g. } 1011 \rightarrow 2 \times 1 + 4 \times 0 + 2 \times 1 + 1 \times 1 = 5$$

Excess-3 code

↳ BCD code plus 3, self-complementing for the sum of 9 for BCD.


↳ BCD (0000) \rightarrow Excess-3 (0011) calculate same way as BCD


Gray code

↳ Adjacent numbers have only 1 bit different, not a weighted code

↳ Gray code can be produced:

Gray Code	Decimal
0000	0
0001	1
0011	2
0010	3
0110	4
0111	5
0101	6
0100	7

2 bits:


3 bits:


ASCII code

| Hex Value |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| = NUL | = DLE | = SP | = 0 | = @ | = P | = = | = P | = = | = P |
| = SOH | = DC1 | = 1 | = 1 | = A | = Q | = A | = Q | = A | = Q |
| = STX | = DC2 | = 2 | = 2 | = B | = R | = B | = F | = B | = F |
| = ETX | = DC3 | = 3 | = 3 | = C | = S | = C | = S | = C | = S |
| = EDT | = DC4 | = 4 | = 4 | = D | = T | = D | = T | = D | = T |
| = ENQ | = NAK | = 5 | = 5 | = E | = U | = E | = U | = E | = U |
| = ACK | = SYN | = 6 | = 6 | = F | = V | = F | = V | = F | = V |
| = BEL | = ETB | = 7 | = 7 | = G | = W | = G | = W | = G | = W |
| = BS | = CAN | = 8 | = 8 | = H | = X | = H | = X | = H | = X |
| = HT | = EM | = 9 | = 9 | = I | = Y | = I | = Y | = I | = Y |
| = LF | = SUB | = A | = A | = J | = Z | = J | = Z | = J | = Z |
| = VT | = ESC | = B | = B | = K | = { | = K | = { | = K | = { |
| = FF | = FS | = C | = C | = L | = 1 | = L | = 1 | = L | = 1 |
| = CR | = GS | = D | = D | = M | = } | = M | = } | = M | = } |
| = SO | = RS | = E | = E | = N | = * | = N | = * | = N | = * |
| = SI | = US | = F | = F | = O | = _ | = O | = _ | = O | = _ |
| | | | | | = DEL | | | | |

Digital Circuits

Truth table

list all the combinations of input & output

number of rows is $2^n \Rightarrow n$ is the number of variables. Binary combinations obtained from 0-($2^n - 1$)

Basic logic operations \rightarrow AND, OR, NOT

NOT logic operation (Inversion operation)




logic symbol

X	NOT X
0	1
1	0

← truth table

AND logic operation




logic symbol

X	Y	XY
0	0	0
0	1	0
1	0	0
1	1	1

← truth table

multiply ($0 \times 0 = 0$, $0 \times 1 = 0$)

OR logic operation




logic symbol

X	Y	X+Y
0	0	0
0	1	1
1	0	1
1	1	1

← truth table

addition ($0+0=0$, $0+1=1$)

NAND logic operation (not AND) \rightarrow faster than AND gate




logic symbol

X	Y	$(X \cdot Y)$
0	0	0
0	1	0
1	0	0
1	1	0

← logic table

NOR logic operation (not OR) \rightarrow faster than OR gate




logic symbol

X	Y	$(\bar{X} + \bar{Y})$
0	0	1
0	1	0
1	0	0
1	1	0

← logic table

XOR (Exclusive-OR) logic operation



logic symbol


X	Y	$X \oplus Y$
0	0	0
0	1	1
1	0	1

change last value $X+Y$

X	Y	$X+Y$
1	1	1

inner

XNOR (Exclusive NOR) logic operation



X	Y	$X \oplus Y$
0	0	1
0	1	0
1	0	0
1	1	1

change last value $\oplus X+Y$

CMOS Logic.


↳ CMOS → Complementary Metal-Oxide Semiconductor Field-Effect Transistor (MOSFET)

↳ Any logic circuit → range of voltages interpreted as logic 0 & another non-overlapping range → logic 1




1) p-channel MOS (PMOS)

↳ high volt, '1' → transistor will be "OFF"



2) n-channel MOS (NMOS) transistor

↳ high volt, '1' → transistor will be "ON"




~~* For NMOS circuit: OR / + → parallel~~

~~AND / X → series~~

NMOS & PMOS circuit complementary → If NMOS //, PMOS series & vice versa



CMOS 2-input NAND Gate



function table

A	B	Q1	Q2	Q3	Q4	Z
L	L	OFF	ON	OFF	ON	H
L	H	OFF	ON	ON	OFF	H
H	L	ON	OFF	OFF	ON	H
H	H	ON	OFF	ON	OFF	L



If both Q1 & Q3 ON & Q2 ON → Z will still be low as current will go to ground




Fan-in

↳ number of inputs that gate can have in a particular logic family
↳ fan-in limit of CMOS gates → 4 for NOR gates, 6 for NAND gates


Non-inverting gate




CMOS AND-OR-INVERT gate






CMOS OR-AND-INVERT gate



CMOS equation




E.g. - Design a CMOS circuit that has the functional behaviour shown below.
(Only eight transistors are required.)



Input/Output Voltages


- a) $V_{OH\min}$: The minimum output voltage for the HIGH state
- b) $V_{IH\min}$: The minimum input voltage recognised as HIGH
- c) $V_{IL\max}$: The maximum input voltage recognised as LOW.
- d) $V_{OL\max}$: The maximum output voltage for the LOW state.




- DC noise margin is a measure of how much noise it takes to corrupt a worst-case output voltage into a value that may be recognised properly by an input
 - * → Low-state DC noise margin = $V_{IL\max} - V_{OL\max}$
 - * → High-state DC noise margin = $V_{OH\min} - V_{IH\min}$
- who is more sensitive to noise → lower voltage diff

Input Current

- $I_{IH\max}$ = The maximum current that flows into the input in HIGH state.
 - $I_{IL\max}$ = The maximum current that flows into the input in LOW state.
 - $I_{OL\max}$ = The maximum current that the output can sink in the LOW state while still maintaining an output voltage no greater than $V_{OL\max}$. (Figure 2)
 - $I_{OH\max}$ = The maximum current that the output can source in the HIGH state while still maintaining an output voltage no less than $V_{OH\min}$. (Figure 1)
- (Figure 1)



cannot source too much current




cannot sink too much current

Fanout

- Number of inputs that the gate can drive without exceeding its worst-case loading specifications
 - High state: fanout = $\frac{I_{OH\max}}{I_{OL\max}}$
 - Low state: fanout = $\frac{I_{OL\max}}{I_{OH\max}}$
- fanout = min of the 2.
- logic level still correct
- T4HCT drives T4LS

- * Unused CMOS input should never be left unconnected. CMOS input have high impedance → only takes small amount of circuit noise to make input look high!



Transition time

Amount of time that output of logic circuit takes to change from one state to another:


a) LOW to HIGH \rightarrow rise time (t_{tr})

b) HIGH to LOW \rightarrow fall time (t_{tf})


Propagation delay (t_p) \rightarrow amount of time it takes for input signal to produce a change in output signal:

a) $t_{pHL} \rightarrow$ output Δ from HIGH \rightarrow LOW

b) $t_{pLH} \rightarrow$ output Δ from LOW \rightarrow HIGH





E.g. Given the logic circuit below, complete waveforms $x, y, z \rightarrow$ propagation delay of 2ns for all gated



Driving LEDs

\rightarrow A LED can be turned "on" with an ordinary CMOS output




E.g. A particular LED has a voltage drop of $\sim 2V$ in the "on" state & requires $\sim 5mA$ of current for normal brightness. Determine an appropriate value for the pull-up resistor when the LED is connected to a NAND gate, which has $V_{OL} = 0.37V$ with $V_{CC} = 5V$

$$\text{Voltage drop across } R: V_R = 5 - 2 - 0.37 = 2.63V$$

$$R = \frac{V}{I} = \frac{2.63}{0.005} = 526\Omega \rightarrow \text{single } 510\Omega \text{ resistor can be used}$$

Wired Logic (AND function)



CMOS Logic families

* 74FAM nn
 alphabetic family → different form but same this → perform same function
 numeric function designation

→ The first two 74-series CMOS families are:

- a) HC (high-speed CMOS)
- b) HCT (high-speed CMOS, TTL compatible)

→ Designed to recognise CMOS input level → can use any power-supply voltage 2-6V
 higher voltage is used for higher speed & lower voltage for lower power dissipation

$$P = C_{DD} \cdot V_{DD}^2 \cdot f$$

voltage → transition frequency
 power dissipation → power-dissipation capacitance

→ Two most recent & probably most versatile CMOS families are:

- a) AHCT (Advanced high-speed CMOS)
 - b) AHC (Advanced high-speed CMOS, TTL compatible)
- 2-3 times as fast as HC/HCT

→ For discrete logic families → trend is to produce parts that operate & produce output at lower voltage but can also tolerate inputs at the higher voltage → 3.3-V CMOS families can operate with 5-V CMOS & TTL families

→ basic CMOS series for 3.3-V category & their designations follows:

- a) 74LV & 74LVC → low-voltage CMOS
- b) 74AHLVCMA5 → Advanced low-voltage CMOS

Bipolar logic

→ perform logic operations (diode logic)
 → use semiconductor diodes & Bipolar Junction Transistors (BJT) as the basic building blocks of logic circuits
 → original Transistor-Transistor Logic (TTL) families used transistors both to perform logic functions & to boost their output drive capability
 → Emitter-Coupled Logic (ECL) families used transistors as current switches to achieve very high speed.

Transistor-Transistor Logic

→ Advantage: not sensitive to electrostatic discharge → CMOS is
 → use same logic levels as TTL-compatible CMOS → low: 0-0.8V, high: 2.0-5.0V

Single-Variable Theorems

→ AND operation → logic multiplication (\cdot)


→ OR operation → logic addition ($+$)

1. Identity elements → $x+0=x$ & $x \cdot 1=x$
2. Null elements → $x+1=1$ & $x \cdot 0=0$
3. Idempotency → $x+x=x$ & $x \cdot x=x$
4. Complements → $x+x'=1$ & $x \cdot x'=0$

* Two & Three-Variable Theorems

1. Distributivity $\rightarrow X \cdot Y + X \cdot Z = X \cdot (Y + Z)$ & $(X + Y) \cdot (X + Z) = X + Y \cdot Z$
2. Covering $\rightarrow X + X \cdot Y = X$ & $X \cdot (X + Y) = X$ [Absorption law]
3. Combining $\rightarrow X \cdot Y + X \cdot Y' = X$ & $(X + Y) \cdot (X + Y') = X$
4. Consensus $\rightarrow X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$
 $\rightarrow (X + Y) \cdot (X' + Z) \cdot (Y + Z) = (X + Y) \cdot (X' + Z)$
5. DeMorgan Theorem \rightarrow "Break the Bar & change the sign"
 $\rightarrow \overline{X + Y} = \overline{X} \cdot \overline{Y}$ & $\overline{X \cdot Y} = \overline{X} + \overline{Y}$

Equivalent Circuits for gates



Operator Precedence

1. Parentheses e.g. $f = x \cdot z + x \cdot z'$
2. NOT Precedence: $z^2, x \cdot y, x \cdot z^2, x \cdot y + x \cdot z^2$
3. AND
4. OR

2-Variable Function From Truth Table

↳ Boolean Function can be derived from Truth Table \rightarrow expression has all the 1 rows OR tgt

x	y	f
0	0	0
0	1	1
1	0	0
1	1	1

$f = x'y + xy$ (call those with $f=1$)
 $f' = x'y^2 + xy^2$ (call those with $f=0$)
 $f = \overline{x'y^2 + xy^2} = (\overline{x^2y^2})(\overline{x^2y^2}) \rightarrow$ De-Morgan
 $= (\overline{x} + \overline{y})(\overline{x} + \overline{y})$
 $= (\overline{x} + y)(x^2 + y) = x^2y + xy$

\rightarrow sum-of-products (SOP) $\rightarrow x^2 + x \cdot y^2 + x^2 \cdot y \cdot z$

\rightarrow product-of-sums (POS) $\rightarrow x^2 \cdot (x + y^2) \cdot (x^2 + y + z)$

Minterm (SOP)

↳ minterm is a product which consists of all variables in normal/complement form but NOT BOTH

e.g. 2 variables $\rightarrow x \cdot y^2$ is minterm, but x^2 is NOT a minterm

3 variables $\rightarrow x^2y^2z^2$ is minterm, but x^2y^2 is NOT a minterm

Maxterm (POS)

↳ sum in which each variable appears once & only once either in its normal form / its complement form but NOT BOTH

e.g. 2 variables $\rightarrow x^2y^2 / x^2y / xy^2 / x + y$

Minterm Boolean Expression

	x	y	z	f ₁	f ₂
m ₀	0	0	0	0	0
m ₁	0	0	1	1	0
m ₂	0	1	0	0	1
m ₃	0	1	1	0	0
m ₄	1	0	0	1	1
m ₅	1	0	1	0	0
m ₆	1	1	0	1	1
m ₇	1	1	1	0	1

$$f_1(x, y, z) = m_1 + m_4 + m_6 \rightarrow \text{these where } f=1$$

$$= \sum m(1, 4, 6) = \sum (1, 4, 6)$$

$$= x^2 y^2 z + x y^2 z^2 + x y z^2$$

$$f_2(x, y, z) = m_2 + m_4 + m_6 + m_7$$

$$= \sum m(2, 4, 6, 7) = \sum (2, 4, 6, 7) = 1 \text{ (canonical sum)}$$

Maxterm Boolean Expression

	x	y	z	f ₁	f ₂	f _{1'}
M ₀	0	0	0	0	0	1
M ₁	0	0	1	1	0	0
M ₂	0	1	0	0	1	1
M ₃	0	1	1	0	0	1
M ₄	1	0	0	1	1	0
M ₅	1	0	1	0	0	1
M ₆	1	1	0	1	1	0
M ₇	1	1	1	0	1	1

$$f_1 = M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_7 \rightarrow \text{take those where } f=0$$

$$= \pi M(0, 2, 3, 5, 7) = \pi(0, 2, 3, 5, 7) \xrightarrow{\text{so } 011 \rightarrow 0} x^2 y^2 z + x^2 y^2 z^2 \xrightarrow{\text{can be converted from } f_1 \text{ (min term)}} \text{from } f_1 \text{ (min term)}$$

$$= (x+y+z) \cdot (x+y^2+z) \cdot (x+y^2+z^2) \cdot (x^2+y+z^2) \cdot (x^2+y^2+z^2) \xrightarrow{\text{use De-Morgan}}$$

$$f_2 = M_0 \cdot M_1 \cdot M_2 \cdot M_5$$

$$= \pi M(0, 1, 2, 5) = \sum (2, 4, 5, 7)$$

"O (canonical product)

Conversion to minterms

$$\text{E.g. } f(a, b, c) = a^2 + bc^2 + ab^2 c.$$

To convert a^2 to minterm, 2 variables (b, c) must be added without changing the function

$$a^2 = a^2 \cdot 1 \quad & 1 = b+b^2 \rightarrow a^2(b+b^2) = a^2b + a^2b^2$$

$$a^2b = a^2b(b+c+c^2) = a^2bc + a^2bc^2$$

$$a^2b^2 = a^2b^2(c+c^2) = a^2b^2c + a^2b^2c^2$$

$$f = a^2bc + a^2bc^2 + a^2b^2c + a^2b^2c^2 + abc^2 + a^2bc^2 + ab^2c \xrightarrow{\text{cancel out}} \text{some can cancel & just write one}$$

$$= a^2bc + a^2b^2c + a^2b^2c^2 + abc^2 + ab^2c$$

$$= \sum (0, 1, 3, 5, 6) = \pi(4, 7)$$

Express Boolean Function in Maxterms

$$\text{E.g. } f(a, b, c) = a^2 + bc^2 \xrightarrow{\text{Distribution Law}}$$

$$= (a^2 + b)(a^2 + c^2)$$

$$= (a^2 + b + cc^2)(a^2 + c^2 + bb^2)$$

$$= (a^2 + b + c)(a^2 + b + c^2)(a^2 + c^2 + b)$$

$$= (a^2 + b + c)(a^2 + b + c^2)(a^2 + c^2 + b)$$

$$= \pi(4, 5, 7) = \sum (0, 1, 2, 3, 6)$$

Boolean Function Manipulation E.g.

$$f = x \cdot y^2 + x \cdot y \cdot z + x^2 \cdot z = x(y^2 + yz) + x^2 \cdot z$$


$$= x[(y^2 + y) \cdot (yz)] + x^2 \cdot z = xy^2 + xyz + x^2 \cdot z$$

$$= x \cdot y^2 + (x+x^2) \cdot z = xy^2 + z$$


Circuit Manipulations

↪ we like to use NAND & NOR gates → faster than AND & OR gates

1. SOP using NAND Gates



2. POS using NOR gates



K-map (Karnaugh Map)

↪ Diagram made up of squares → each square represents exactly one minterm of the logic function

1. 2-variable K-map

b	a	0	1
0	m ₀	m ₂	
1	m ₁	m ₃	

$f = a^2b + ab^2 = 1$ (01/10)
 $f = \sum m(1, 2)$

fill in 1 in K-map for those →
 rest put 0
 ↓
 ↓
 ↓

b	a	0	1
0	0	1	
1	1	0	0

2. 3-variable K-map

↪ 8 squares → binary sequence of abc follows Gray code → enable logic minimisation

c	a	b	00	01	11	10
0	M ₀	M ₃	M ₅	M ₇		
1	M ₁	M ₂	M ₆	M ₄		

$$f = \sum m(2, 6)$$

$$= a^2bc' + abc^2 = bc^2$$

c	a	b	00	01	11	10
0	0	0	1	1	0	
1	0	0	0	0	0	0

Con group top
 010 + 110 → ignore different one & get bc
 101 + 100 → ignore different one & get bc'

Logic minimisation

$$\begin{aligned}
 f &= \sum m(1, 3, 4, 6) = 001 + 011 + 100 + 110 \\
 &= a'b'c + a'bc + ab^2c^2 + abc^2 \\
 &= a^2c(b^2 + b) + ac^2(b^2 + b) \\
 &= a^2c + ac^2
 \end{aligned}$$

fill it in using truth table

c	a	b	00	01	11	10
0	0	0	1	1		
1	1	1	0	0		

010 & 011 → a'c'

K-map covering

↪ We can group 1, 2, 4, 8 squares

↪ A function is said to have been covered if all logic-1 squares are grouped

→ Implicants

↪ each group gives a product term → is called an implicant of the function

1. Prime implicants (Group this 1st)

↪ group that covers the maximum possible number of adjacent squares

cd	a	b	00	01	11	10
00	1	1				
01	1	1				
11			1			
10	1	1	1	1		


prime implicants

→ can cover left & right also

→ can cover top & bottom

2. Essential Prime Implicant (group this 2nd)

↪ prime implicant that covers a minterm which is not covered by any other prime implicants.



E.g. Plot $f = (A, B, C, D) = \sum m(1, 3, 5, 7, 8, 9, 10, 11, 15)$ on K-map & list all implicants. (Prime & essential prime) ↗ 9

	AB	00	01	11	10
CD	00	m_0	m_4	m_{12}	m_8
00	01	m_1	m_5	m_{13}	m_9
01	11	m_3	m_7	m_{15}	m_{11}
11	10	m_2	m_6	m_{14}	m_{10}

	AB	00	01	11	10
CD	00	0	0	0	1
00	01	1	1	0	1
01	11	1	1	1	1
11	10	0	0	0	1

$$\therefore 9 + 12 + 4 = 25 \quad \therefore 25 \text{ implicants total}$$

When group 1 individual by itself \rightarrow 4 variable implicant (e.g. $AB\bar{C}D$)

When group 2 tgt \rightarrow 3 variable implicants ($\bar{A}CD$, $A\bar{B}D$) $\rightarrow 12$

When group 4 tgt \rightarrow 2 variable implicant ($\bar{A}\bar{B}$, $\bar{B}\bar{D}$, $C\bar{D}$, $A\bar{D}$) $\rightarrow 4$

When group 8 tgt \rightarrow 1 variable implicant

→ Covering logic-1 squares in K-map gives us logic function in sum-of-products form

→ Covering logic-0 squares gives us logic functions in product-of-sum form

	ab	00	01	11	10
f →	0	1	0	1	1
	1	1	0	0	1

$\rightarrow 0|1 \& 0|1 \rightarrow (a+b^2)$ $f = (a+b^2)(b^2+c^2)$


$\rightarrow 1|0 \& 1|0 \rightarrow 0|1 \& 1|1 \rightarrow (b^2+c^2)$

K-map for XOR & XNOR

1. XOR \rightarrow Odd Function (odd no. of variables having logic 1 \rightarrow logic 1)

a	b	0	1
0	0	0	1
1	1	1	0

$$\rightarrow ab' + a'b = a \oplus b$$



2. XNOR \rightarrow Even Function (even no. of variables having logic 1 \rightarrow logic 0)

a	b	0	1
0	0	1	0
1	1	0	1

$$\rightarrow a^2b^2 + ab = (a \oplus b)^2$$



Don't-Care Conditions


↪ Don't-Care conditions usually denoted by 'x' / 'd'

↪ K-map enter x into don't care squares \rightarrow can treat as either 0/1 \rightarrow make use to either to make larger groups

a	b	c	f
0	0	0	0
0	0	1	x
0	1	0	x
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

↪ Usually expressed as:


$$f(a, b, c) = \sum m(1, 2, 5) + d(4, 6)$$



$$f = bc' + b'c$$

$$\rightarrow 1|0 \& 1|0$$

5 variable K-map




$$f = (a, b, c, d, e)$$

$$= \sum m(3, 11, 13, 15, 19, 27, 29, 31)$$

$$= bce + c'de$$

6 variable K-map

- There are 2^6 (64) squares:



~~PLD~~ Programmable Logic Devices (PLDs)

Sum of Products (SOP) of logic functions can be implemented


1. Programmable Array Logic (PAL)

→ programmable AND array & a fixed OR array


→ AND plane has 2^n programmable connection where n is the number of inputs

→ no. of product terms for each OR gate output is fixed during manufacturing process & cannot be changed by user

E.g. 3-input 4-output PAL



E.g.



$$F_1 = A'B'D' + B'CD' + A'BCD$$

For PAL → need write both
2 B'CD'

$$F_2 = A'B + B'CD' + 0$$


$$F_3 = A'B'D' + B'CD' + A'BCD$$

2. Programmable Logic Array (PLA)


→ Both AND array & OR array are programmable

→ Number of product terms for each OR gate output is programmable by the user

→ Product terms can be shared by PLA outputs, but not by PAL outputs due to their fixed OR array



E.g. 4-input 3-output PLA



$$f_1 = P1 + P2 = ab + \bar{a}\bar{b}cd^T$$

$$f_2 = P3 + P4 + P5$$

$$= \bar{a}\bar{c} + \bar{a}cd + b$$

$$f_3 = P1 + P3 + P6$$

$$= ab + a\bar{c} + \bar{a}b\bar{c}$$

$\Rightarrow P1$ is shared by f_1 & f_3


$\Rightarrow P3$ is shared by f_2 & f_3

Programmable Output Polarity


\hookrightarrow XOR gate added at output

\hookrightarrow Connection to ground is programmable

\hookrightarrow Internal pull-up is used (If fuse is blown \Rightarrow connection is to Vcc)



Active High Output



Active Low Output

Advantages of Using PLDs

- 1. Reduce PCB size \rightarrow PLD can replace many small scale indication (SSI)/medium scale indication (MSI) packages \rightarrow reduce PCB size & cost.
- 2. Easier to assemble \rightarrow takes less time & effort to assemble fewer components \rightarrow reduce cost
- 3. Shorten design time \rightarrow PLD implementation much faster than application static integration circuit (ASIC) / full custom ICs.
- 4. Allow design changes \rightarrow reprogrammable PLDs allow logic functions to be changed easily
- 5. Improve reliability \rightarrow fewer component means greater reliability

Binary Decoder

\hookrightarrow n input & 2^n output (n -to- 2^n decoder)

E.g. 3-to-8 Decoder

Function Table \rightarrow

Inputs			Outputs							
A	B	C	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0	0	0	0	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	0
0	1	0	0	0	0	0	1	0	0	0
0	1	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

1 output corresponds to one input

$$Y_0 = A^2B'C' = \Sigma(m_0)$$

$$Y_1 = A^2B'C = \Sigma(m_1)$$


$$Y_2 = A^2BC' = \Sigma(m_2)$$

$$Y_3 = A^2BC = \Sigma(m_3)$$

$$\vdots$$

Logic function

3 inverters



E.g. 3-to-4 Decoder \rightarrow NOT a binary decoder

\rightarrow have more than one output activated


Inputs		Outputs			
X	Y	Z	Q_0	Q_1	Q_2
0	0	1	0	1	1
0	1	0	1	0	1
0	1	1	0	0	1
1	0	1	0	1	0
1	1	0	1	0	0

$\Rightarrow 2^n$

E.g. 2-to-4 Decoder with Output Enable Function Table

enable ←

Inputs		Outputs			
	enable	A	B	Y_1	Y_2
0	X	X	0	0	0
1	0	0	0	0	1
1	0	1	0	0	1
1	1	0	0	1	0
1	1	1	1	0	0



$$Y_0 = E \cap A' B' \quad Y_1 = E \cap A' B \quad Y_2 = E \cap A B' \quad Y_3 = E \cap A B$$

MST (Medium Scale integration) Decoders

e.g. 2-to-4, 3-to-8, 4-to-16 Decoders, BCD-to-decimal decoder, BCD-to-Seven Segment Decoder


E.g. 74LS138 3-to-8 Decoder [Low Power Schottky TTL]

3 enable pins


using 74L138

$$\begin{aligned}
 f &= Y_1 \times Y_5 \times Y_7 = M_1 \times M_5 \times M_7 \\
 &= (A^2 + B + C)(A^2 + B + C')(A^2 + B' + C') \\
 &= (x^2 + y + z^2)(x^2 + y + z^2)(x^2 + y^2 + z) \\
 &= (x^2 + y + z^2)^2(x^2 + y^2 + z^2)(x^2 + y + z^2) \\
 &= x^2 y^2 z + x y^2 z + x y z
 \end{aligned}$$

Use a 3-to-8 decoder to implement: $f = x'y'z + xy'z + xyz$ $\leftarrow (m_1 + m_3 + m_7)$




$$y = \bar{a} + \bar{b} + \bar{c} = \overline{a \cdot b \cdot c}$$



E.g. 3-to-4 Decoder with 74LS138


Inputs	Outputs
X Y Z	$Q_3 Q_2 Q_1 Q_0$
0 0 1	0 1 1 1
0 1 0	1 0 1 1
0 1 1	0 0 1 1
1 0 1	0 1 0 0
1 1 0	1 0 0 0

$Q_3 = m_2 + m_6$
 $Q_2 = m_1 + m_5$
 $Q_1 = Q_0 = m_1 + m_2$



4-to-16 Decoder

- from



Binary Encoders (can be built from OR gates)

→ perform reverse operation of decoder

→ 2^n input & n outputs (2^n -to- n)


→ Normal encoder have problem → use priority encoder (assign priority to inputs)

E.g. 4-to-2 Priority Encoder

A3 has the highest priority

A0 has the lowest priority

Inputs			Outputs	
A_3	A_2	A_1	Y_1	Y_0
1	x	x	1	1
0	1	x	1	0
0	0	1	0	1
0	0	0	0	0



Inputs			Outputs	
A_3	A_2	A_1	Y_1	Y_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
1	0	0	1	0

→ same result
diff input
(problem)

E.g. 74148 8-to-3 Priority Encoder

group select


0 to enable
1 to disable

Inputs								Outputs					
El	7	6	5	4	3	2	1	0	A_3	A_2	A_1	GS	EO
1	X	X	X	X	X	X	X	X	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	0
0	0	X	X	X	X	X	X	X	0	0	0	0	1
0	1	0	X	X	X	X	X	X	0	0	1	0	1
0	1	1	0	X	X	X	X	X	0	1	0	0	1
0	1	1	1	0	X	X	X	X	0	1	1	0	1
0	1	1	1	1	0	X	X	X	1	0	0	0	1
0	1	1	1	1	1	0	X	X	1	0	1	0	1
0	1	1	1	1	1	1	0	X	1	1	0	0	1
0	1	1	1	1	1	1	1	0	1	1	1	0	1

→ input activated &
have corresponding
code for it

→ 16-to-4 Priority Encoder → built by cascading 2 74148 8-to-3 priority encoders

highest priority




Multiplexers (MUX)/Data Selector

→ Many input lines & 1 output line → select the input to go to the output


→ If 2^n inputs → n selected signals are needed

E.g. 4-to-1 MUX

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



BND




S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3


$$\rightarrow Y = S_1' S_0' I_0 + S_1' S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3$$

MSI MUX (get these info online)

- 74151: 8-to-1



E.g. 16-to-1 MUX



Built with two 74151

$D=0$: Top MUX enabled / Bottom MUX disabled

$D=1$: Bottom MUX enabled / Top MUX disabled

$$W = \overline{Y}$$

$$= \overline{Y_1 + Y_2}$$


$$= \overline{\overline{W_1} + \overline{W_2}}$$

$$= W_1 \cdot W_2$$

Quadruple 2-to-1 MUX

→ 2-to-1 MUX with 4 bits for each input

→ When 1 input is selected, the whole group of 4 bits goes to the output




The table shows the mapping of inputs to outputs for the quadruple 2-to-1 MUX. The columns are grouped by the value of S :

S	A_0	A_1	A_2	A_3	B_0	B_1	B_2	B_3
0	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1	1

A blue circle highlights the first four rows where $S=0$, and a blue arrow labeled "group" points to the grouping of these rows.

Implement Logic Function with MUX

E.g. Use 4-to-1 MUX to implement the same function:




Demultiplexer (DMUX)

→ Reverse the operation of MUX

→ 1 data input line, n select signals, 2^n data output lines

E.g. 1-to-4 DMUX


$S_1 S_0$	Y_3	Y_2	Y_1	Y_0
0 0	0	0	0	D
0 1	0	0	D	0
1 0	0	D	0	0
1 1	D	0	0	0



Use Decoders as DMUX

2-to-4 Decoder	En	A	B	Y_3	Y_2	Y_1	Y_0
	0	X	X	0	0	0	0
	1	0	0	0	0	0	1
	1	0	1	0	0	1	0
	1	1	0	0	1	0	0
	1	1	1	1	0	0	0

1-to-4 DMUX	$S_1 S_0$	Y_3	Y_2	Y_1	Y_0
	0 0	0	0	0	D
	0 1	0	0	D	0
	1 0	0	D	0	0
	1 1	D	0	0	0



XOR & XNOR Equivalent Gates

→ XOR

$\text{XOR} \equiv \overline{\text{D}_1} \oplus \text{D}_2 \equiv \overline{\text{D}_1} \cdot \overline{\text{D}_2} + \text{D}_1 \cdot \text{D}_2 \equiv \overline{\text{D}_1} \cdot \text{D}_2 + \text{D}_1 \cdot \overline{\text{D}_2}$

→ XNOR


$\text{XNOR} \equiv \overline{\text{D}_1} \oplus \overline{\text{D}_2} \equiv \overline{\text{D}_1} \cdot \overline{\text{D}_2} + \overline{\text{D}_1} \cdot \text{D}_2 + \text{D}_1 \cdot \overline{\text{D}_2} + \text{D}_1 \cdot \text{D}_2 \equiv \overline{\text{D}_1} \cdot \text{D}_2 + \text{D}_1 \cdot \overline{\text{D}_2}$

Parity Circuits

- Parity → Even/Odd quality of number of 1's in binary code
- Odd Parity → odd number of inputs are 1 → output = 1 [$\begin{smallmatrix} 5 & 4 & 3 & 2 & 1 \\ | & 0 & 0 & 1 & 1 \end{smallmatrix}$] → Odd Parity] can be realised by N-1 XOR gates
- Even Parity → even number of inputs are 1 → output = 1 [$\begin{smallmatrix} 4 & 3 & 2 & 1 \\ | & 0 & 1 & 1 & 1 \end{smallmatrix}$] → Even Parity

Parity Checking Applications

- Binary code = original code + 1 parity bit
- If original code has even no. of 1's → parity bit is '1', else, parity bit is '0'
- Eg. $0110 \rightarrow$ 2 bit of 1's → add 1 (even)
- $10110 \rightarrow$ odd parity → add 0 → 010110 (still odd)
- Most common technique for single error detection



Comparator

→ compares binary numbers
equal = 1 → true.
not equal = 0 → not true.

a	b	a=b	a>b	a<b
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

$$a=b: \bar{a}\bar{b} + ab / \bar{a}\bar{b} + ab \text{ (NOT XOR)}$$


$$a>b: a\bar{b}$$

$$a < b: \bar{a}b$$

Logic for $A < B / B > A$

- A_2B_3 is 01 → $B > A$ the rest $A_0 \rightarrow A_2, B_0 \rightarrow B_2$ don't care
- $A_2 = B_2 \rightarrow A_2B_2 = 01 \rightarrow B > A \dots$

Logic Circuit




Input Data				Cascading Inputs			Outputs		
A_3B_3	A_2B_2	A_1B_1	A_0B_0	$I_{A>B}$	$I_{A<B}$	$I_{A=B}$	$Y_{A>B}$	$Y_{A<B}$	$Y_{A=B}$
$A_3 > B_3$	X	X	X	X	X	X	H	L	L
$A_3 < B_3$	X	X	X	X	X	X	L	H	L
$A_3 = B_3$	$A_2 > B_2$	X	X	X	X	X	H	L	L
$A_3 = B_3$	$A_2 < B_2$	X	X	X	X	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	X	X	X	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	X	X	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	X	X	X	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	X	X	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	H	L	L	L	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	H	L	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	X	X	H	L	L	H
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L	H	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	H	H	L	L	L	L

input all equal


don't care

} not logical

Compare 4 bit no.




Compare 8 bits



$$\begin{aligned} X &= 0100 \quad 0000 \\ Y &= 0011 \quad 1111 \end{aligned}$$


Compare $X_4X_3X_2X_1X_0$ with 01011



Half adder

Addition of 2 simple bits

a	b	s	c
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$$s = a \oplus b$$

$$c = a \cdot b$$


$$\begin{aligned} &\text{carry} \\ &+ \\ &0 \rightarrow \text{sum} \end{aligned}$$

Full adder

a	b	c _{in}	s	c _{out}
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	1

$$s = a \oplus b \oplus c$$


→ built from 2 half adders



n-bit Ripple Adder


↳ $A_{n-1} \& B_{n-1}$ are MSB & $A_0 \& B_0$ are LSB

↳ Carry ripples through chain → but simple & slow → carries have to propagate through chain




→ don't know until we get C_i

Carry-look-ahead adder



Look-ahead carry generator



Digital Circuits



1. Combinational Circuits

↳ output depend only on present value of input & not past value
↳ Random Logic (SOP/POS), Array Logic (PLA/PAL), Adders


2. Sequential Circuits

↳ output depend on both present & past input values

NOR




- Combinational Circuits \rightarrow output depend only on present value of inputs
- Sequential Circuits \rightarrow output depend on both present & past input values \rightarrow have memory element
 - a) Latch \rightarrow memory element where output only be initiated by input
 - b) Flip-flop \rightarrow has control signal (clock) \rightarrow any output only initiated by clock
- CLK



Basic Binary Cell

- \rightarrow SET condition \rightarrow stores a '1'
- \rightarrow RESET condition \rightarrow stores a '0'
- \rightarrow REST condition unchanged


1. Cross-Coupled NOR Gate cell



S (set)	R (reset)	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

set
rest
reset
reel
not allows.

2. Cross-Coupled NAND Gate cell




S (set)	R (reset)	Q	Q'
0	1	1	0
1	1	1	0
1	0	0	1
1	1	0	1
0	0	1	1


set
rest
reset
reel
not allows.

Delay Parameters

1. t_{PHL} \rightarrow delay time b/w input Δt low-to-high output transition
2. t_{PLH} \rightarrow delay time b/w input Δt high-to-low output transition.



SR Flip-flop (Clocked flip-flop)



↳ S, R only triggered when CLK = 1
 $\text{CLK} = 0 \rightarrow S, R$ don't care.

next state (when CLK triggers it)

each one either 0/1

S	R	Q_t	Q_{t+1}	
0	0	0	0	Rest Mode
0	0	1	1	Reset Mode
0	1	0	0	Set Mode
1	0	0	1	
1	1	0	X	Not Allowed
1	1	1	X	

don't care condition

Q_t	S	R	00	01	11	10
0	0	0	0	0	X	1
1	1	0	0	X	X	1

$$Q_{t+1} = R'Q_t + S$$


$Q_t \rightarrow Q_{t+1}$	S	R	S	R
$0 \rightarrow 0$	0	X	0	0
$0 \rightarrow 1$	1	0	1	0
$1 \rightarrow 0$	0	1	0	1
$1 \rightarrow 1$	X	0	0	0

{ either reset/reset }


→ set

→ reset

{ either set/set }



D Flip-flop (Delay-latch)



↳ CLK pulse reaches high → Q output follows D input


$Q_t \rightarrow Q_{t+1}$	D
$0 \rightarrow 0$	0
$0 \rightarrow 1$	1
$1 \rightarrow 0$	0
$1 \rightarrow 1$	1

D	Q_t	Q_{t+1}	
0	0	0	Reset condition
0	1	0	
1	0	1	Set condition
1	1	1	

$$Q_{t+1} = D$$

JK Flip-flop

↳ functionally identical to SR flip-flop ($J \rightarrow S, K \rightarrow R$)



$Q_t \rightarrow Q_{t+1}$	J	K
$0 \rightarrow 0$	0	X
$0 \rightarrow 1$	1	X
$1 \rightarrow 0$	X	1
$1 \rightarrow 1$	X	0

J	K	Q_t	Q_{t+1}	
0	0	0	0	Rest
0	0	1	1	Rest
0	1	0	0	Reset
0	1	1	0	Reset
1	0	0	1	Set
1	0	1	1	Set
1	1	0	1	Toggle
1	1	1	0	Toggle


Toggle

JK	00	01	11	10
0	0	0	1	1
1	D	0	0	1

$$\bar{J}Q_t + K^*Q_t$$


T Flip-flop (Toggle)

↳ multiple feedback system (Δ output state when T input is asserted)



Asynchronous Preset & Clear

↳ Asynchronous are NOT synchronised by Clk signal & affect output immediately when asserted





Normally either one = 0 & other 1

\rightarrow Both = 0 \rightarrow Q & Q' = 1 \rightarrow does not make sense \rightarrow can use a reset dominant flip-flop

\rightarrow Both = 1 \rightarrow does not matter \rightarrow clk & other stuff matters


Triggering Scheme of FFs

1. Level Triggering (either logic 1/0)




2. Pulse Triggering \rightarrow normally with master-slave system \rightarrow give rise to problem "ones catching" & "zeros catching" \rightarrow falsely triggered due to noise input

3. Edge-Triggering \rightarrow output of flip-flop only Δ with clock edge



Master/Slave JK Flip-flop



1. On rising-edge of clock pulse: Master active, slave inactive

↳ Master basic cell (loaded in accordance to the input condition of 1st SET/RESET decoder (J_1, K_1, Q_1, \bar{Q}_1)
↳ New state blocked by AND gates

2. Falling-edge of clock pulse: Master inactive, slave active.


↳ Data stored in Master cell is passed through the Slave cell & output Z_1 & \bar{Z}_1 are updated.

↳ New state is fed back to the input of the 1st SET/RESET decoder

↗ Master/slave changes state on falling-edge of clock


Mealy Network

↳ Output depend on both external input & present state



Moore Network

↳ Output depend only on present state




↳ when Δ input → only take effect when clock triggers it

Mealy Model State diagram

S	Input (X)		S*		Output (Z)	
	0	1	X=0	X=1	X=0	X=1
A	B, 1	C, 0				
B	B, 0	A, 1				
C	A, 0	C, 0				
			S*, Z			

OR output



E.g. Determine output response to sequential circuit of input $X = 0110\ 1011\ 00$, assuming initial state is A.

Clk Pulse: 0 1 2 3 4 5 6 7 8 9 10

X: 0 1 1 0 1 0 1 1 0 0

Present state: A ↗ B A C A C A C C A ↘ B

Next state: B A C A C A C C A B

Output: 1 1 0 0 0 0 0 0 0 1

$\therefore Y = 1100\ 0000\ 01$ & final state is B


→ Output of Mealy model circuit should be sampled only when the circuit has stabilised after input change, else false output arises → return assumed a new state but old input associated with previous state still present

→ Output can change any time either due to input/state changes

Moore Model State Diagram & Table

S	Input (X)		Output (Z)
	0	1	
S_0	S_0	S_2	0
S_1	S_0	S_2	1
S_2	S_2	S_3	1
S_3	S_3	S_1	0
S^*			

related state to S_0




→ output change only when FFs change state (triggering edge of clock) → output is displaced in time with respect to the input sequence

Analysis of Synchronous Sequence Circuits

1. Identify functional blocks of system
2. Write Boolean expression for each outputs of NEXT-STATE Decoder (input of flip-flops) & output of the circuit
3. Plot K-maps (state map) from Boolean expressions
4. Construct Present & next state table using K-map & characteristic table of flip-flop
5. Use present state, input, output & next state to develop a state diagram
6. Describe behaviour based on state diagram

E.g. Analyse sequential circuit



X\B	00	01	11	10
0	0	1	1	0
1	0	0	0	0

X\B	00	01	11	10
0	0	0	0	0
1	1	0	0	1

① get from diagram above & fill in k-table.

X\A	00	01	11	10
0	0	0	0	0
1	1	1	0	0

$$S_B = \bar{X} \bar{A}$$

X\B	00	01	11	10
0	0	0	1	1
1	0	0	0	0

$$R_B = \bar{X} A$$

X\B	00	01	11	10
0	0	0	0	0
1	0	0	0	1


$$Y = (X_A \bar{B})$$

③

Present state	Input	Next state	Output	True next state	
A	B	X	S _A R _A S _B R _B	Y	A _{Eff} B _{Eff}
0	0	0	0 0 0 0	0	0 0
0	0	1	0 1 1 0	0	0 1 (set)
0	1	0	1 0 0 0	0	1 (set)
0	1	1	0 0 1 0	0	0 1
1	0	0	0 0 0 0	0	1 0
1	0	1	0 1 0 0	1	0 0
1	1	0	1 0 0 0	0	1 0
1	1	1	0 0 0 0	0	1 1

depends on
SR FF

④




X/Y → input/output.


⑤

VS Diagram shows machine generate a proper sequence from state 00 to 01, 11, 10 & back to 00.
 ↳ Only time generate output Y is in state 10 to 00 when input X is asserted high
 ↳ Two flip-flop 4 useful states

E.g.-2.



mealy circuit. X → SCC → load




	A	B	C	X	Load	A* B* C*
State 0	0	0	0	0	0	1 0 0
0	0	0	0	1	0	0 0 1
State 0	0	0	1	0	0	1 1 0
1	0	0	1	1	0	1 1 1
State 0	0	1	0	0	0	0 0 0
2	0	1	0	1	0	0 0 1
State 0	0	1	1	0	0	0 0 0
3	0	1	1	1	0	0 0 0
State 1	0	0	0	0	0	1 1 0
4	1	0	0	1	0	1 1 0
State 1	1	0	1	0	0	1 1 0
5	1	0	1	1	0	1 1 1
State 1	1	1	0	0	0	0 0 0
6	1	1	0	1	0	0 0 0
State 1	1	1	1	0	0	0 0 0
7	1	1	1	1	1	0 0 0


→ states 000, 001, 100, 110 & 111 → sequential states

→ states 010, 011 & 101 → unused states (never reached)

↳ Hold states will not stay for more than one clk cycle




→ 0 flip-flop, next true state follow input 0-flip flop



① Equation ② K-map ③ Present & next state tabulation

PRESENT STATE			INPUT	NEXT STATE CODE						OUTPUT	TRUE NEXT STATE		
A	B	C		J_A	K_A	J_B	K_B	J_C	K_C		A	B	C
0	0	0	-	1	0	1	0	0	1	-	1	1	0
0	0	1	-	0	1	1	0	0	1	-	0	1	0
0	1	0	-	1	0	1	0	1	0	-	1	1	1
0	1	1	-	0	1	1	0	1	0	-	0	1	1
1	0	0	-	1	0	0	1	0	1	-	1	0	0
1	0	1	-	0	1	0	1	0	1	-	0	0	0
1	1	0	-	1	0	0	1	1	0	-	1	0	1
1	1	1	-	0	1	0	1	1	0	-	0	0	1

④ State diagram



Design Synchronous Sequential Circuits


1. Study circuit specifications

2. Draw state diagram & determine no. of flip-flop & state variables

3. Develop present & next state table


4. Derive K-table & logic circuit

E.g. Design a circuit with one input X & one output Z that recognises input sequence 101 & overlapping sequences



$$X = 0011011001010100$$

$$Z = 000001000000101000$$



$$2^{N_F-1} < N_S \leq 2^{N_F}$$

no. of states

$$2^1 < 3 \leq 2^2$$

no. of flip-flop

2 flip-flop \rightarrow 2 state variable Q_1, Q_0

$$S_0 : Q_1, Q_0 = 00 \quad S_1 : Q_1, Q_0 = 01 \quad S_2 : Q_1, Q_0 = 10$$

③ ① ④ ⑦
decide what step you want

Present state		I/P	Next state		O/P	Next state decoder	
A	B	X	A_{t+1}	B_{t+1}	Z	D_A	D_B
0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	1	0	0	1
1	0	0	0	0	0	0	0
1	0	1	0	1	1	0	1
1	1	0	X	X	X	X	X
1	1	1	X	X	X	X	X

X	AB	00 01 11 10			
		0	1	d	0
0	0	1	d	0	
1	0	0	d	0	


$$D_A = X'B$$

X	AB	00 01 11 10			
		0	0	d	0
0	0	0	d	0	
1	1	1	d	1	

$$D_B = X$$

X	AB	00 01 11 10			
		0	0	d	0
0	0	0	d	0	
1	0	0	d	1	

$$Z = XA$$




Lecture → Robot Maze or Vending Machine

Finite-State Machine: FSM

↳ States: determined by possible values in sequential storage elements

↳ Transition: change of state

↳ Clk: controls when state can change by controlling storage elements





Look at: 1. Maximum propagation delay (clk to output)

2. Minimum propagation delay (clk to output)


3. Setup time (input before clk)

4. Hold time (input after clk)




compute with max delay $t_{FF1} + t_p + T_{su2} < T_{clock}$

Delay through gate Δ supply voltage, temp & manufacturing process




Clock skew



Metastability \rightarrow cannot determine if t_1 is 0/1


Asynchronous input

↳ synchronise them to the clocked system using synchroniser



\rightarrow Synchronising more than once \rightarrow problem

Metastability Resolution Time



maximum that output can remain metastable without causing synchroniser failure OR \rightarrow use faster flip-flop & lengthen clk period

$$\text{MTBF} = \frac{e^{t_w/\tau}}{f_e \cdot f_{clk} \cdot t_a}$$


Mean Time Between synchronizer Failures

- t_w : waiting time or resolution time
- f_{clk} : frequency of the flip-flop clock
- f_e : asynchronous input changes per second applied to the flip flop
- τ is the regeneration time constant, i.e. one complete feedback signal of flip-flop
- t_a is the aperture time of flip-flop and in general equals to setup time + hold time

Counters



↳ a clocked sequential circuit that sequences through a fixed set of patterns

Adding control circuitry




Universal shift register


↳ constructed by flip-flops that manipulates bit position of binary data by shifting data bits to the left/right




Serial in/Parallel out



Logic Symbol




Logic Diagram



Logic Symbol

Registers application: Data Transfers (Data Highway)



more data from 4 block to 2 block

EF = 00 → A

EF = 01 → B

EF = 10 → C

EF = 11 → D

↳ C is enabled → go on bus → C, can be activated by clk & lock value of register C into flip-flop

Read-Only Memories (ROM)

↳ program storage


↳ Boot ROM for personal computers

↳ Complete application storage for embedded systems

1 byte = 8 bits

$$k = 2^{10} = 1024$$

$$M = 2^{20} = k^2 = k \times k$$




Read/Write Memories (RAM → random access memory)

↳ Lose their memory when power removed.


- SRAM (static RAM) → behave like latches & flip-flop

- DRAM (dynamic memory) → memory only last a few milliseconds → must "refresh" location by reading/writing

SRAM



DRAM



8 byte \rightarrow 8 bits \rightarrow 2³ bits
 8 \times 2³ bits \rightarrow address 16 bits.
 1 byte \rightarrow 8 bits \rightarrow 2³ bits

1 k bits \rightarrow 2¹⁰ bits M bits \rightarrow 2²⁰ bits



$$8 \text{ Mbytes} = 2^{23} \times 8 \text{ bits}$$

$$256 \text{ k bits} \rightarrow 2^8 \times 2^{10} = 2^{18}$$

$$256 \text{ M bits} = 2^8 \times 2^{20} = 2^{28} \text{ bits}$$

$$\text{total address bit} = \frac{2^{28}}{2^5} = 2^{23}$$

$$\text{no of address pins needed} = \frac{2^3}{2} = 11.5 \approx 12$$



\rightarrow toggle

T	Q	Q _{t+1}
0	0	0
0	1	1
1	0	1
1	1	0