
ww3-gpu Port Lifecycle



Levels (port_score.py)

- translated: every row of kokkos/ports.tsv
- ported (wired): wired column starts with yes
- regtested: regtested column starts with yes
- Counts from kokkos/PORT_STATUS.md:48-50 and PORT_TABLE.tsv at b38b5fc8

Gates

- Validation phase: WW3 regtests, Fortran against Kokkos in one executable (ADR-0010, ADR-0016)
- A test.comp difference is a defect of the port; tolerances never widened
- kOptInOnly parts (XYP1..UPDV, ST4_TABLES) stay off unless their own flag is 1

Default on (ADR-0013)

- Host: SNL1, SDS4, SIN4, SPR4, ST4_TABLES, SRCE once regtested and faster with parity
- Device: SRCE only, batched or resident, GPU bits, owner present
- No part is default on at this commit