

N-Channel MOSFET AON6512 (KON6512)

■ Features

- VDS (V) = 30 V
- IDMAX (at VGS = 10 V) = 150 A
- RDS(ON) (at VGS = 10 V) < 1.7 m Ω
- RDS(ON) (at VGS = 4.5 V) < $2.4 \text{ m}\Omega$
- Low Gate Charge
- High Current Capability





■ Absolute Maximum Ratings (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Rating	Unit		
Drain-Source Voltage		VDS	30	V	
Gate-Source Voltage		Vgs	±20	V	
Continuous Drain Current ^G	Tc=25℃	ID ID	150		
	Tc=100°C		115	7	
Pulsed Drain Current ^C		Ірм	340	A	
Continuous Drain Current	TA=25℃	IDSM	54		
	TA=25℃	IDSM	43	7	
Avalanche Current ^C	las	70			
Avalanche Energy L = 0.05 mH ^C	Eas	123	mJ		
Vps Spike	100ns	VSPIKE	36	V	
Power Dissipation ^B	Tc=25℃	PD	83		
	Tc=100°C		33	\Box w	
Power Dissipation ^A	TA=25°C	PDSM	7.4		
	TA=70°C	PDSM	4.7	7	
Thermal Resistance.Junction- to-Ambient ^A	t ≤ 10s	Du ia	17		
Thermal Resistance.Junction- to-Ambient AD	Steady-State	RthJA	55	°C/W	
Thermal Resistance.Junction- to-Case	Steady-State	RthJC 1.5]	
Junction Temperature		TJ	150	°C	
Storage Temperature Range		Tstg	-55 to 150	~ ℃	

Notes:

- A. The value of Reja is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with Ta=25°C. The Power dissipation PDSM is based on Reja and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
- B. The power dissipation PD is based on TJ(MAX)=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Single pulse width limited by junction temperature T_J(MAX)=150°C.
- D. The Reja is the sum of the thermal impedance from junction to case Rejc and case to ambient.
- G. The maximum current rating is package limited.

N-Channel MOSFET AON6512 (KON6512)

■ Electrical Characteristics (T_J = 25°C unless othewise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Drain-Source Breakdown Voltage	BVDSS	ID = 250 μA, VGS = 0V	30			V	
Zero Gate Voltage Drain Current	IDSS	Vps = 30 V, Vgs = 0 V			1	T	
		V _D S = 30 V, V _G S = 0 V, T _J = 55 °C			5	μA	
Gate to Source Leakage Current	Igss	Vps = 0 V, Vgs = ±20 V			±100	nA	
Gate to Source Threshold Voltage	VGS(th)	Vps = Vgs , Ip = 250μA			2	V	
Static Drain-Source On-Resistance	RDS(On)	Vgs = 10 V, ID = 20 A			1.7	,	
		Vgs = 10 V, ID = 20 A, TJ = 125 ℃			2.3	mΩ	
		Vgs = 4.5 V, ID = 20 A			2.4		
Forward Transconductance	gFS	VDS = 5 V, ID = 20 A		85		S	
Input Capacitance	Ciss			3430			
Output Capacitance	Coss	Vgs = 0 V, Vps = 15 V, f = 1 MHz		1327		pF	
Reverse Transfer Capacitance	Crss			175			
Gate Resistance	Rg	Vgs = 0 V, Vps = 0 V, f = 1 MHz	0.3		1.1	Ω	
Total Gate Charge	Qg(10V)	The state of the s		53	64	nC	
Total Gate Charge	Qg(4.5V)	V 40V V 45V I- 00 A		25	30		
Gate Source Charge	Qgs	VGS = 10V, VDS = 15 V, ID = 20 A		7.8			
Gate Drain Charge	Qgd			10.3			
Turn-On DelayTime	td(on)			7.5			
Turn-On Rise Time	tr	VGS = 10V, VDS = 15 V, RL = 0.75 Ω,		5.0			
Turn-Off DelayTime	td(off)	RGEN = 3Ω		33.8		ns	
Turn-Off Fall Time	tf			9.8			
Body Diode Reverse Recovery Time	trr	100 A didd - 500 A/22		22			
Body Diode Reverse Recovery Charge	Qrr	- IF = 20 A, dı/dt = 500 A/μs		58		nC	
Maximum Body-Diode Continuous Current	Is				85	Α	
Diode Forward Voltage	VsD	VGS = 0 V, IS = 1 A			1	V	

Notes:





E. The static characteristics in Figures 1 to 6 are obtained using <300s pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_J(MAX)=150°C. The SOA curve provides a single pulse rating.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.

N-Channel MOSFET AON6512 (KON6512)







N-Channel MOSFET AON6512 (KON6512)






Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

N-Channel MOSFET AON6512 (KON6512)




Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-toAmbient (Note H)




Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)


N-Channel MOSFET AON6512 (KON6512)


Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms







N-Channel MOSFET


AON6512 (KON6512)

■ DFN5x6-8(PDFNWB5x6-8L) Package Outline Dimensions






Bottom View



Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min.	Max.	Min.	Max.	
A	0. 900	1.000	0.035	0.039	
A3	0. 254REF.		0. 010REF.		
D	4. 944	5. 096	0. 195	0.201	
Е	5. 974	6. 126	0. 235	0.241	
D1	3. 910	4.110	0.154	0.162	
E1	3. 375	3. 575	0. 133	0.141	
D2	4. 824	4.976	0. 190	0.196	
E2	5. 674	5. 826	0. 223	0.229	
k	1. 190	1.390	0.047	0.055	
b	0. 350	0.450	0.014	0.018	
е	1. 270	TYP.	0.050	TYP.	
L	0. 559	0.711	0.022	0.028	
L1	0. 424	0.576	0.017	0.023	
Н	0.574	0.726	0.023	0.029	
θ	10°	12°	10°	12°	

■ DFN5x6-8(PDFNWB5x6-8L) Suggested Pad Layout



Note:

- 1. Controlling dimension: in millimeters.
- 2.General tolerance:±0.05mm.
- $3. \\ \mbox{The pad layout is for reference purposes only.}$