## Introdução à Virtualização

Gabriel Negreira Barbosa

gabriel.negreira.barbosa [arroba] intel.com

#### Importante

- Eu não falo pelo meu empregador
  - Todas as ideias e informações presentes nessa apresentação são de minha inteira responsabilidade

Não espere o fim da palestra para fazer perguntas!

#### Introdução

- Virtualização cada vez mais utilizada:
  - Sistemas operacionais modernos
  - Malware analysis
  - Cloud
  - Etc
- Virtualizar é um desafio!
- Mas como realmente funcionam os sistemas modernos de virtualização?

#### Objetivos

- Introduzir o que acontece por trás dos sistemas de virtualização
  - Foco: Intel VMX / VT-x

• Discutir aspectos de segurança em sistemas de virtualização


### Agenda

- Discussão de conceitos de virtualização
- Aspectos de segurança
- Conclusão

## Agenda


- Discussão de conceitos de virtualização
- Aspectos de segurança
- Conclusão

#### Arquitetura Geral



Source: http://www.intel.com/content/www/us/en/intelligent-systems/embedded-systems-training/ia-introduction-basics-paper.html

#### Arquitetura Geral – VMX



Source: http://www.intel.com/content/www/us/en/intelligent-systems/embedded-systems-training/ia-introduction-basics-paper.html

### VMX (Virtual-Machine Extensions)


#### VMX Root

- Comportamento muito parecido como não-VMX
  - Exemplo de diferença: instruções VMX
- Em geral, VMM (Virtual Machine Monitor) / <a href="https://hypervisor">hypervisor</a> roda como VMX root

#### VMX Non-Root

- Ambiente com restrições e modificações para facilitar a virtualização
  - Exemplos ao decorrer da apresentação
- Em geral, <u>máquinas virtuais</u> rodam como VMX non-root

### Arquitetura em Alto Nível



#### Transições VMX

- VM Entry
  - Transições para VMX Non-root
  - Ocorre pelas instruções VMLAUNCH e VMRESUME
- VM Exit
  - Transições para VMX root
  - Ocorre por certas instruções (por exemplo, VMCALL) e eventos quando em VMX non-root
    - Mais exemplos ao decorrer da apresentação

#### Ciclo de Vida do VMM





Figure 23-1. Interaction of a Virtual-Machine Monitor and Guests

#### Arquitetura em Alto Nível



• Como o hypervisor pode controlar o que causará VM Exit?

# Intel VMCS (Virtual Machine Control Structure)

- Gerenciamento de transições VMX
  - VM Entry e VM Exit
- Gerenciamento do comportamento do processador em VMX non-root
- Diferentes VMCS podem ser associados à mesma VM
- VMCS region: área de memória alocada para um dado VMCS
- VMPTRLD, VMPTRST, VMWRITE, VMREAD, VMCLEAR

Table 24-1. Format of the VMCS Region

Byte Offset	Contents
0	Bits 30:0: VMCS revision identifier Bit 31: shadow-VMCS indicator (see Section 24.10)
4	VMX-abort indicator
8	VMCS data (implementation-specific format)

#### Intel VMCS

- VMCS data está organizado em 6 grupos:
  - Guest-state area
    - Estado do processador é salvo aqui em VM Exit e restaurado daqui em VM Entry
  - Host-state area
    - Estado do processador é carregado daqui quando ocorre VM Exit
  - VM-execution control fields
    - Controla o comportamento do processador quando em VMX non-root e algumas causas de VM Exit
  - VM-exit control fields
    - Controla VM Exits
  - VM-entry control fields
    - Controla VM Entries
  - VM-exit information fields
    - Informações sobre a causa e natureza do VM Exit

#### Intel VMCS – Guest-State Area – Exemplos

- Control registers CR0, CR3 e CR4
- RSP, RIP, RFLAGS
- Alguns campos de CS e SS
- Alguns MSRs

#### Intel VMCS – Host-State Area – Exemplos

- Control registers CR0, CR3 e CR4
- RSP, RIP
- Alguns campos de CS e SS
- Alguns MSRs

# Intel VMCS – VM-Execution Control Fields – Exemplos

- I/O bitmap
- MSR bitmap
- Definições de certos eventos e instruções que geram VM Exit

# Intel VMCS – VM-Exit Control Fields – Exemplos

- VM-exit MSR-load count
- VM-exit MSR-load address


# Intel VMCS – VM-Entry Control Fields – Exemplos

- VM-entry MSR-load count
- VM-entry MSR-load address

# Intel VMCS – VM-Exit Information Fields – Exemplos


• Motivo do VM-Exit ©

#### Memória



E se o kernel de uma VM configurar suas tabelas de página para acessar um endereço físico do hypervisor ou de outra VM?

## Intel EPT (Extended Page-Table) – Visão de Alto Nível




Guest Physical Address (GPA)	System Physical Address (SPA)	Atributos
0x0	0x12345678	Read-Only
0xdeadbeef	Not mapped	-

## Intel EPT (Extended Page Tables)


6 6 6 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	5 5 M <sup>1</sup>	M-1 3 3 3 2 1 0	2 2 2 2 2 2 2 2 2 9 8 7 6 5 4 3 2 1	2 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3	1 1 1 2 1 0 9 8 7	6543	2 .	1 0	
Reserved			ddress of EPT PML4		Rsvd.	A EPT / PWL- D 1	EI	PT PS IT	EPTP <sup>2</sup>
Ignored	Rsvd.	Address o	f EPT page-directory	-pointer table	lg X lg A I	Reserved	¥,	√ R	PML4E: present <sup>5</sup>
S ∨ E <sup>6</sup>	lgnored <u>0 0 0 0 not</u>					PML4E: not present			
S V Ignored E	Rsvd.	Physical address of 1GB page	Rese	rved	lg X n. U D A <u>1</u>	P EPT A MT	X۱	√ R	PDPTE: 1GB page
Ignored	Rsvd.	Ad	Address of EPT page directory $\begin{bmatrix} Ig \ X \ U \ n. \end{bmatrix} A \ \underline{0}$ Rsvd.			×۱	√ R	PDPTE: page directory	
S V E			Ignored				0	0	PDTPE: not present
S V Ignored E	Rsvd.	Physic of 2	al address MB page	Reserved	lg X n. U D A 1	P EPT MT	×۱	√ R	PDE: 2MB page
Ignored	Rsvd.	A	Address of EPT page	table	lg X lg n. U n. A <b>c</b>	Rsvd.	×۱	√ R	PDE: page table
S V Ignored E				0	0	PDE: not present			
S V Ignored E	Rsvd.	Ph	ysical address of 4KI	3 page	lg X D A	P EPT A MT	X۱	√ R	PTE: 4KB page
S V Ignored Q				0	0	PTE: not present			

Figure 28-1. Formats of EPTP and EPT Paging-Structure Entries


## EPT na Prática (Alto Nível)



### EPT na Prática (Alto Nível)



### EPT na Prática (Alto Nível)



#### Instruções VMX

- VMLAUNCH This instruction launches a virtual machine managed by the VMCS. A VM entry occurs, transferring control to the VM.
- VMRESUME This instruction resumes a virtual machine managed by the VMCS. A VM entry occurs, transferring control to the VM.
- VMXOFF This instruction causes the processor to leave VMX operation.
- VMXON This instruction takes a single 64-bit source operand that is in memory. It causes a logical processor
  to enter VMX root operation and to use the memory referenced by the operand to support VMX operation.
- VMCALL This instruction allows software in VMX non-root operation to call the VMM for service. A VM exit occurs, transferring control to the VMM.


#### Instruções VMX – VMCS

- VMPTRLD This instruction takes a single 64-bit source operand that is in memory. It makes the referenced VMCS active and current, loading the current-VMCS pointer with this operand and establishes the current VMCS based on the contents of VMCS-data area in the referenced VMCS region. Because this makes the referenced VMCS active, a logical processor may start maintaining on the processor some of the VMCS data for the VMCS.
- VMPTRST This instruction takes a single 64-bit destination operand that is in memory. The current-VMCS pointer is stored into the destination operand.
- VMCLEAR This instruction takes a single 64-bit operand that is in memory. The instruction sets the launch state of the VMCS referenced by the operand to "clear", renders that VMCS inactive, and ensures that data for the VMCS have been written to the VMCS-data area in the referenced VMCS region. If the operand is the same as the current-VMCS pointer, that pointer is made invalid.
- VMREAD This instruction reads a component from a VMCS (the encoding of that field is given in a register operand) and stores it into a destination operand that may be a register or in memory.
- VMWRITE This instruction writes a component to a VMCS (the encoding of that field is given in a register operand) from a source operand that may be a register or in memory.

### Agenda


- Discussão de conceitos de virtualização
- Aspectos de segurança
- Conclusão

#### Host




Onde está o "Windows"???

#### Host




Em versões modernas, o Windows é uma VM! (Mais detalhes ao longo da apresentação)

#### Attack Surface – Brainstorm



#### Attack Surface — Brainstorm

- VM to VM
- VM to Host
- VM to Hypervisor
- DoS
- Host to Hypervisor
- Hardware



Hypervisor to Guest???
Host to Guest?

#### Attack Surface – Mais detalhes

- VM Exit handling
- Hypercall
- Hardware bug
- Hypervisor backdoor
- Configuração da EPT
  - Mapeamento
  - Dados previamente armazenados nas páginas
- Configuração do VMCS

## Attack Surface – "VMEXIT handling"

https://xenbits.xen.org/xsa/advisory-239.html

```
--- a/xen/arch/x86/hvm/emulate.c
+++ b/xen/arch/x86/hvm/emulate.c
@@ -129,7 +129,7 @@ static int hvmemul do io(
         .count = *reps,
         .dir = dir,
         .df = df
         .data = data,
         .data = data is addr ? data : 0,
         .data is ptr = data is addr, /* ioreq t field name is misleading */
         .state = STATE IOREQ READY,
--- a/xen/arch/x86/hvm/intercept.c
+++ b/xen/arch/x86/hvm/intercept.c
@@ -127,6 +127,7 @@ int hvm process io intercept(const struc
             addr = (p->type == IOREQ TYPE COPY) ?
                    p-addr + step * \overline{i}:
                    p->addr;
             data = 0;
             rc = ops->read(handler, addr, p->size, &data);
             if ( rc != X86EMUL OKAY )
                 break;
@@ -161,6 +162,7 @@ int hvm process io intercept(const struc
             if (p->data is ptr)
                 data = 0;
                 switch ( hvm_copy_from_guest_phys(&data, p->data + step * i,
                                                    p->size)
```

### Attack Surface – Hypercall

 https://xenbits.xen.org/ xsa/advisory-122.html

```
--- a/xen/common/kernel.c
+++ b/xen/common/kernel.c
@@ -240,6 +240,8 @@ DO(xen version)(int cmd, XEN GUEST HANDL
     case XENVER extraversion:
         xen extraversion t extraversion;
         memset(extraversion, 0, sizeof(extraversion));
         safe strcpy(extraversion, xen extra version());
         if (copy to quest(arg, extraversion, ARRAY SIZE(extraversion))))
             return -EFAULT;
@@ -249,6 +251,8 @@ DO(xen version)(int cmd, XEN GUEST HANDL
     case XENVER compile info:
         struct xen compile info info;
         memset(&info, 0, sizeof(info));
         safe strcpy(info.compiler,
                                          xen compiler());
         safe strcpy(info.compile by,
                                          xen compile by());
         safe strcpy(info.compile domain, xen compile domain());
@@ -284,6 +288,8 @@ DO(xen version)(int cmd, XEN GUEST HANDL
     case XENVER changeset:
         xen changeset info t chgset;
         memset(chqset, 0, sizeof(chqset));
         safe strcpy(chqset, xen changeset());
         if (copy to guest(arg, chgset, ARRAY SIZE(chgset)) )
             return -EFAULT;
```

#### Attack Surface – CPU bug

SKL031	A VMX Transition Attempting to Load a Non-Existent MSR May Result in a Shutdown
Problem	A VMX transition may result in a shutdown (without generating a machine-check event) if a non-existent MSR is included in the associated MSR-load area. When such a shutdown occurs, a machine check error will be logged with IA32_MCi_STATUS.MCACOD (bits [15:0]) of 406H, but the processor does not issue the special shutdown cycle. A hardware reset must be used to restart the processor.
Implication	Due to this erratum, the hypervisor may experience an unexpected shutdown.
Workaround	Software should not configure VMX transitions to load non-existent MSRs.
Status	For the steppings affected, see the Summary Table of Changes.

Source: http://www.intel.com/content/www/us/en/processors/core/desktop-6th-gen-core-family-spec-update.html

## Attack Surface – Backdoor

#### Source:

http://www.intel.com/content/www/us/en/pr ocessors/architectures-software-developermanuals.html

Table 24-7. Definitions of Secondary Processor-Based VM-Execution Controls

Bit Position(s)	Name	Description
0	Virtualize APIC accesses	If this control is 1, the logical processor treats specially accesses to the page with the APIC-access address. See Section 29.4.
1	Enable EPT	If this control is 1, extended page tables (EPT) are enabled. See Section 28.2.
2	Descriptor-table exiting	This control determines whether executions of LGDT, LIDT, LLDT, LTR, SGDT, SIDT, SLDT, and STR cause VM exits.
3	Enable RDTSCP	If this control is 0, any execution of RDTSCP causes an invalid-opcode exception (#UD).
4	Virtualize x2APIC mode	If this control is 1, the logical processor treats specially RDMSR and WRMSR to APIC MSRs (in the range 800H-8FFH). See Section 29.5.
5	Enable VPID	If this control is 1, cached translations of linear addresses are associated with a virtual-processor identifier (VPID). See Section 28.1.
6	WBINVD exiting	This control determines whether executions of WBINVD cause VM exits.
7	Unrestricted guest	This control determines whether guest software may run in unpaged protected mode or in real-address mode.
8	APIC-register virtualization	If this control is 1, the logical processor virtualizes certain APIC accesses. See Section 29.4 and Section 29.5.
9	Virtual-interrupt delivery	This controls enables the evaluation and delivery of pending virtual interrupts as well as the emulation of writes to the APIC registers that control interrupt prioritization.
10	PAUSE-loop exiting	This control determines whether a series of executions of PAUSE can cause a VM exit (see Section 24.6.13 and Section 25.1.3).
11	RDRAND exiting	This control determines whether executions of RDRAND cause VM exits.
12	Enable INVPCID	If this control is 0, any execution of INVPCID causes a #UD.
13	Enable VM functions	Setting this control to 1 enables use of the VMFUNC instruction in VMX non-root operation. See Section 25.5.5.
14	VMCS shadowing	If this control is 1, executions of VMREAD and VMWRITE in VMX non-root operation may access a shadow VMCS (instead of causing VM exits). See Section 24.10 and Section 30.3.
16	RDSEED exiting	This control determines whether executions of RDSEED cause VM exits.
17	Enable PML	If this control is 1, an access to a guest-physical address that sets an EPT dirty bit first adds an entry to the page-modification log. See Section 28.2.5.
18	EPT-violation #VE	If this control is 1, EPT violations may cause virtualization exceptions (#VE) instead of VM exits. See Section 25.5.6.
20	Enable XSAVES/XRSTORS	If this control is 0, any execution of XSAVES or XRSTORS causes a #UD.
25	Use TSC scaling	This control determines whether executions of RDTSC, executions of RDTSCP, and executions of RDMSR that read from the IA32_TIME_STAMP_COUNTER MSR return a value modified by the TSC multiplier field (see Section 24.6.5 and Section 25.3).

### Attack Surface – Página não sanitizada

 https://xenbits.xen.org/ xsa/advisory-100.html

```
--- a/xen/common/page alloc.c
+++ b/xen/common/page alloc.c
@@ -1409,7 +1409,10 @@ void free xenheap pages(void *v, unsigne
    pg = virt to page(v);
     for ( i = 0; i < (1u << order); i++)
         scrub one page(&pg[i]);
         pg[i].count info &= ~PGC xen heap;
     free heap pages (pg, order);
@@ -1579,6 +1582,8 @@ void free domheap pages(struct page info
     else
         /* Freeing anonymous domain-heap pages. */
         for ( i = 0; i < (1 << order); i++)
             scrub one page(&pg[i]);
         free heap pages (pg, order);
         drop dom ref = 0;
```


#### SMM

#### • SMM

• SMM is a special-purpose operating mode provided for handling system-wide functions like power management, system hardware control, or proprietary OEM-designed code. It is intended for use only by **system firmware**, not by applications software or general-purpose systems software. The main benefit of SMM is that it offers a distinct and easily isolated processor environment that **operates transparently to the operating system or executive and software applications**.

Attack surface?


## Microsoft Virtualization Based Security (VBS) – Visão Geral



### Microsoft Virtualization Based Security (VBS)

Visão Geral

**Host to Hypervisor???** 



### Agenda

- Discussão de conceitos de virtualização
- Aspectos de segurança
- Conclusão

#### Conclusão

- A aplicação da virtualização mostra-se muito útil para diversos casos de uso
  - Segurança
  - Cloud
  - Etc

• No entanto, há diversos detalhes que precisam ser cautelosamente implementados para um melhor nível de segurança

### Obrigado!

Gabriel Negreira Barbosa gabriel.negreira.barbosa [arroba] intel.com