Intermediate Electrical and Computer Engineering Design Experience


Serial Communication

EE395A Winter 2011/2012


by Maarten Uijt de Haag, Tim Bambeck

I/O - Communications

· Serial I/O:



· Parallel I/O:



Advantage serial:

Only need one data line and ground.

Advantage parallel:


Multiple bits are sent or received at the same time.

How?

Would you implement serial Communication

Suppose you want to send '01110110' on pin RC1.

```
bcf
       PORTC,1
       PORTC,1
bsf
       PORTC,1
bsf
       PORTC,1
                      ; '0'
bcf
       PORTC,1
                             Bit-Banging
bsf
       PORTC,1
bsf
                      ; '1'
       PORTC,1
bsf
       PORTC,1
                      : 'O'
bcf
```



Note: sent LSB first here

SerialComm.3

How?

Would you implement serial Communication


Suppose you want to send '01110110' on pin RC1 at a rate of ~100Hz (T = 1/100 = 0.01 seconds)

```
PORTC.1
                    ; '0'
bcf
call
      DELAY
                   ; 0.01 second delay
                   ; '1'
bsf PORTC,1
call DELAY
                   ; 0.01 second delay
                   ; '1'
bsf PORTC,1
call
      DELAY
                   ; 0.01 second delay
                    ; '0'
bcf
      PORTC.1
                    : '1'
      PORTC,1
bsf
call
      DELAY
                    ; 0.01 second delay
bsf
      PORTC,1
                    : '1'
      DELAY
call
                    ; 0.01 second delay
      PORTC.1
                    : '1'
bsf
      DELAY
                    ; 0.01 second delay
call
bcf
      PORTC.1
                    : 'O'
                    ; 0.01 second delay
      DELAY
call
```

SerialComm.4

But ...


- · Bit-Banging is not required because:
 - The PIC microcontrollers have build-in serial communication and parallel communication devices/peripherals:
- · Serial:
 - SPI, I2C, USART
- · Parallel:
 - PSP



SerialComm.6


Serial Communications

Asynchronous vs. Synchronous



Serial Communications

Asynchronous vs. Synchronous






Synchronous I/O

- Synchronous Serial Port (SSP)
 - Serial Peripheral Interface (SPI)
 - RM: Section 15.3, 16.3, 17.3
 - DS: Section 9.1
 - Inter-Integrated Circuit (I²C)
 - RM: Section 15.4, 16.4, 17.4
 - DS: Section 9.2
- Universal Synchronous / Asynchronous Receiver Transmitter (USART)
 - Synchronous Mode
 - RM: Section 18.5, 18.6
 - DS: Section 10.3, 10.4

Asynchronous I/O


- Universal Synchronous / Asynchronous Receiver Transmitter (USART)
 - Asynchronous Mode
 - · RM: Section 18.4
 - DS: Section 10.2



Serial Communications

Full Duplex vs. Half Duplex


Full Duplex:



Data can be transmitted in both directions on a signal carrier, at the same time.


Serial Communications Full Duplex vs. Half Duplex

Half Duplex:




Data can be transmitted in both directions on a signal carrier, but not at the same time.

Asynchronous I/O USART - Full Duplex



Multiplexing of I/O Pins


Asynchronous I/O USART




Baud rate: number of bits transferred per second

Example: - Packet consists of 8 data bits, 1 parity bit, 1 start, and 1 stop bit - Baud rate = 115,200 baud

Baud Rate Problems





No problem Occurs



So, it is important that both units use the same baud rates!!!!!

Common BAUD Rates for Personal Computers:






From "Hyperterminal" program in Microsoft Windows.

Configuration - Baud Rate

Table 18-2: Registers Associated with Baud Rate Generator

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
SPBRG	Baud Ra	te Genera	ator Regis		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.



Register 18-1: TXSTA: Transmit Status and Control Register

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D
bit 7							bit 0

bit 7 CSRC: Clock Source Select bit

Asynchronous mode

Don't care

Synchronous mode

1 = Master mode (Clock generated internally from BRG)

0 = Slave mode (Clock from external source)

bit 6 TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

bit 5 **TXEN**: Transmit Enable bit

1 = Transmit enabled

0 = Transmit disabled

Note: SREN/CREN overrides TXEN in SYNC mode.

bit 4 SYNC: USART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

bit 3 Unimplemented: Read as '0'

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode

1 = High speed

0 = Low speed

Synchronous mode

Unused in this mode

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

Transmission complete?

For both receiver & transmitter

For both receiver & transmitter

SerialComm.18

Register 18-2: RCSTA: Receive Status and Control Register

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-0
SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D
bit 7	•						bit 0

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (Configures RX/DT and TX/CK pins as serial port pins)

0 = Serial port disabled

bit 6 RX9: 9-bit Receive Enable bit

1 = Selects 9-bit reception

0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode

Don't care

Synchronous mode - master

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - slave

Unused in this mode

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode

1 = Fnables continuous receive

0 = Disables continuous receive

Synchronous mode

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 Unimplemented: Read as '0'

bit 2 FERR: Framing Error bit

1 = Framing error (Can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 OERR: Overrun Error bit

1 = Overrun error (Can be cleared by clearing bit CREN)

0 = No overrun error


bit 0 RX9D: 9th bit of received data, can be parity bit.

For both receiver & transmitter

SerialComm.19

Inside the Transmitter

FIGURE 10-1: USART TRANSMIT BLOCK DIAGRAM



TXSTA,6

Baud Rate Generator Byte

1			J	J		 - L	 			
SPBRG	Baud Rat	te Genera	ator Regis	ster	•	•	0000	0000	0000	0000

Legad: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

Table 18-1: Baud Rate Formula



S	SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
\rightarrow	0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate= Fosc/(16(X+1))
	1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

X = value in SPBRG (0 to 255)

USART - Baud Rate Computation

Given the following parameters:

If we select BRGH = 0

$$f_{osc} = 16MHz$$

Desired baud rate = 57,600 bps
(set SYNC=0 for asynchronous mode)

Desired baud rate = 57,600

$$57,600 = f_{osc}/(64(X+1))$$

 $57,600 = 16 \cdot 10^6 / (64(X+1)) \Rightarrow$
 $64(X+1) = 16 \cdot 10^6 / 57,600 \Rightarrow$
 $X = round(16 \cdot 10^6 / (57,600 \cdot 64)) - 1)$
 $X = round(3.34)$
 $X = 3 = SPBRG$
Calculated baud rate = $f_{osc}/(64(X+1))$
 $= 16 \cdot 10^6 / (64(3-62))$

Calculated baud rate =
$$f_{osc}/(64(X+1))$$

= $16 \cdot 10^6 / (64(3+1))$
= $62,500$

Percent Error =
$$[(calculated - desired)/desired]*100$$

= $[(62,500 - 57,600)/57,600]*100$
= $+8.5\%$

USART - Baud Rate Computation

Given the following parameters:

If we select BRGH = 1

$$f_{osc} = 16MHz$$

Desired baud rate = 57,600 bps
(set SYNC=0 for asynchronous mode)

```
Desired baud rate = 57,600

57,600 = f_{osc}/(16(X+1))

57,600 = 16 \cdot 10^6 / (16(X+1)) \Rightarrow

16(X+1) = 16 \cdot 10^6 / 57,600 \Rightarrow

X = round(16 \cdot 10^6 / (57,600 \cdot 16)) - 1)

X = round(16.36)

X = 16 = SPBRG
```

Calculated baud rate =
$$f_{osc}/(16(X+1))$$

= $16 \cdot 10^6 / (16(16+1))$
= $58,824$

Percent Error =
$$[(calculated - desired) / desired]*100$$

= $[(58,824 - 57,600) / 57,600]*100$
= $+2.1\%$

Set BRGH and SPBRG to BEST Values:

Recall the design parameters:

$$f_{osc} = 16MHz$$

Desired baud rate = 57,600 bps
(set SYNC=0 for asynchronous mode)

Then SPBRG = 3

Baud Error = + 8.5 %

Then SPBRG = 16

Baud Error = + 2.1 %



So use this one for best choice:

TABLE 10-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	F	osc = 20 M	lHz	F	osc = 16 M	lHz	Fosc = 10 MHz			
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	-	-	-	-	-	-	-	-	
1.2	1.221	1.75	255	1.202	0.17	207	1.202	0.17	129	
2.4	2.404	0.17	129	2.404	0.17	103	2.404	0.17	64	
9.6	9.766	1.73	31	9.615	0.16	25	9.766	1.73	15	
19.2	19.531	1.72	15	19.231	0.16	12	19.531	1.72	7	
28.8	31.250	8.51	9	27.778	3.55	8	31.250	8.51	4	
33.6	34.722	3.34	8	35.714	6.29	6	31.250	6.99	4	
57.6	62.500	8.51	4	62.500	8.51	3	52.083	9.58	2	
HIGH	1.221	-	255	0.977	-	255	0.610	-	255	
LOW	312.500	-	0	250.000	-	0	156.250	-	0	

DALID		Fosc = 4 M	Hz	Fos	sc = 3.6864	MHz
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.300	0	207	0.3	0	191
1.2	1.202	0.17	51	1.2	0	47
2.4	2.404	0.17	25	2.4	0	23
9.6	8.929	6.99	6	9.6	0	5
19.2	20.833	8.51	2	19.2	0	2
28.8	31.250	8.51	1	28.8	0	1
33.6	-	-	-	-	-	-
57.6	62.500	8.51	0	57.6	0	0
HIGH	0.244	-	255	0.225	-	255
LOW	62.500	-	0	57.6	-	0

Low-speed Mode (from Datasheet)


TABLE 10-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	F	osc = 20 M	Hz	F	osc = 16 M	Hz	Fosc = 10 MHz			
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	-	-	-	-	-	-	-	-	
1.2	-	-	-	-	-	-	-	-	-	
2.4	-	-	-	-	-	-	2.441	1.71	255	
9.6	9.615	0.16	129	9.615	0.16	103	9.615	0.16	64	
19.2	19.231	0.16	64	19.231	0.16	51	19.531	1.72	31	
28.8	29.070	0.94	42	29.412	2.13	33	28.409	1.36	21	
33.6	33.784	0.55	36	33.333	0.79	29	32.895	2.10	18	
57.6	59.524	3.34	20	58.824	2.13	16	56.818	1.36	10	
HIGH	4.883	-	255	3.906		255	2.441	-	255	
LOW	1250.000	-	0	1000.000		0	625.000	-	0	

BAUD	F	osc = 4 MH	Ηz	Fos	c = 3.6864	MHz
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	-	-	-	-	-	-
1.2	1.202	0.17	207	1.2	0	191
2.4	2.404	0.17	103	2.4	0	95
9.6	9.615	0.16	25	9.6	0	23
19.2	19.231	0.16	12	19.2	0	11
28.8	27.798	3.55	8	28.8	0	7
33.6	35.714	6.29	6	32.9	2.04	6
57.6	62.500	8.51	3	57.6	0	3
HIGH	0.977	-	255	0.9	-	255
LOW	250.000	-	0	230.4	-	0

High-speed Mode (from Datasheet)

Configuration - Asynchronous Transmission



Registers - Asynchronous Transmission

TABLE 10-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	nsmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F873/876; always maintain these bits clear.

USART - Inside the Transmitter

FIGURE 10-1: USART TRANSMIT BLOCK DIAGRAM



Code Example - Asynchronous Transmission

Setup as follows:

Asynchronous transmission, baud rate 57,600 baud, no interrupts, SPBRG=d'16', 16MHz oscillator

```
bsf STATUS, RPO
                               : access bank 1
movlw B' 10111111'
                               ; RC6: TX (output); RC7: RX (input)
                               ; set the port's inputs/outputs
movwf TRISC
movlw B' 00100110'
                               ; setup the transmission
                               ; 8-bits, asynch., etc.
movwf TXSTA
movlw d'16'
                               ; set baud rate to 57,600
movwf SPBRG
bcf STATUS, RPO
                               : access bank 0
movlw B' 10010000'
                               ; SPEN enable, CREN enable
                               ; enable the serial port
movwf RCSTA
movlw A'M'
                               ; transmit a capital letter 'M'
                               ; call the transmit subroutine.
call xmit
```


Example Addendum

Register 18-1: TXSTA: Transmit Status and Control Register

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
[CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D
	bit 7 bit (
	0	0	1	0	0	1	1	0
В.	aiotor 10	2. DCSTA.	Danaiya Sta	tus and Car	atrol Dogici		_	
K	gister io	-2: RCSTA:	Receive Sta	itus and Coi	ilioi Regis	ter		
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-0
	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D
bi	t 7	•						bit 0

Sending Bytes - Asynchronous Transmission





Polling Method: We can use the <u>TRMT bit</u> (TXSTA<1>) to check if the transmission is completed,
Or we can check the TXIF Flag to see if TXREG is empty.
When empty, write a Byte to the TXREG.

Subroutine TXMIT: Poll TRMT, send data when clear:

TRMT bit gives the status of the TSR shift register.

1 = empty, 0 = shift in progress.

; Assume data to send is in 'W' before subroutine is called.

```
TXMIT: bsf STATUS, RPO
LOOP: btfss TXSTA, TRMT
goto LOOP
bcf STATUS, RPO
movwf TXREG
return
```

```
; TXSTA is in bank 1
; is TSR shift reg. empty?
; if not, test again
; go back to bank 0
; send the data
; return to calling progam.
```



Subroutine TXMIT: Poll TXIF, send data when clear:

TXIF bit gives the status of the TXREG register.

1 = empty, 0 = buffer full

; Assume data to send is in 'W' before subroutine is called.

```
TXMIT: btfss PIR1,TXIF
goto TXMIT
movwf TXREG
return
```

```
; is TXREG empty?
; if not, test again
; send the data
; return to calling progam.
```



Other Example


Suppose we want to send a list of values in memory locations 0x30 through 0x59 via the serial port configured following the previous example

Use indirect addressing!!!!!

```
movlw
                      0x30
                                             ; setup for indirect addressing
               movwf
                     FSR
                                             ; get element from list
              movf INDF,W
NEXT:
               movwf TXREG
                                             ; move to transmission register
               bsf STATUS, RPO
TXPOLL:
               btfss
                     TXSTA,TRMT
                                             ; is the buffer empty?
                      TXPOLL
               goto
                      STATUS, RPO
               bcf
               incf
                     FSR
                                             ; point to the next element
                                             : end-of-list reached
               movlw
                      0x60
               subwf FSR,W
                      STATUS, Z
               btfss
                      NEXT
                                             : next element
                                                            SerialComm.35
               goto
```

Configuration - Asynchronous Transmission

Figure 18-3: Asynchronous Master Transmission (Back to Back)



You can send two words back-to-back!

Configuration - Asynchronous Reception

- Initialize SPBRG and BRGH (Baud Rate),
- 2. Enable Asynchronous Serial Port, SPEN = 1
- If 9bits, set RX9 bit,
- 5. Enable <u>reception</u>, CREN = 1
- RCIF set if word received; interrupt generated if RCIE set,
- 7. Read RCSTA to get 9th bit,
- If an error occurred, clear error by clearing CREN, then set CREN again.
- Read 8-bit data from RCREG,

RCIE = 1

GIF = 1

PTF = 1

Registers - Asynchronous Reception

TABLE 10-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	x00-0000
1Ah	RCREG	USART F	Receive Reg	jister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rat	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.


Note 1: Bits PSPIE and PSPIF are reserved on PIC16F873/876 devices; always maintain these bits clear.


USART - Inside the Receiver

FIGURE 10-4: USART RECEIVE BLOCK DIAGRAM



Configuration - Asynchronous Reception





Note: This timing diagram shows three words appearing on the RX input. The RCREG (receive buffer) is read after the third word, causing the OERR (overrun) bit to be set.

Code Example - Asynchronous Reception

Setup as follows:

RXWAIT:

Asynchronous reception, baud rate 57,600 baud, no interrupts, 4MHz oscillator, wait until you receive a byte.

```
bsf STATUS, RPO
                              : access bank 1
movlw B' 1000000'
                              : RC6: TX :RC7: RX
                              ; set the port's inputs/outputs
movwf TRISC
movlw B' 00000100'
                              ; setup the transmission
movwf TXSTA
                              ; 8-bits, asynch., etc.
movlw d'3'
                              ; set baud rate to 57,600
movwf SPBRG
bcf STATUS, RPO
                              : access bank 0
movlw B' 10010000'
movwf RCSTA
                              ; enable the serial port
                              ; received a word yet?
btfss
      PIR1, RCIF
goto RXWAIT
movf RCREG, W
                              : read the word
       TEMP
                              ; store it in a temporary
movwf
```

: location

SerialComm.41

Example Addendum

Register 18-1: TXSTA: Transmit Status and Control Register

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0	
CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	
bit 7						bit 0		
0	0	0	0	0	1	0	0	

Register 18-2: RCSTA: Receive Status and Control Register

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-0
SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D
bit 7	•	•	•	•	•	•	bit 0
<u>1</u>	0	0	1	0	0	0	0

Code Example - Checking for Errors

Check for Errors:

Check if an OVERRUN error or a FRAME error occurred!

```
RCV:
                btfss
                        PIR1, RCIF
                                        ; is data in RCREG?
                                        ; no data yet, so try again
                        RCV
                goto
                       RCSTA, OERR
                                        : did overrun error occur?
                btfsc
                                        ; if so, go clear it.
                      CLROR
                goto
                       RCSTA, FERR
                                        ; Frame error ? (FERR = 2)
                btfsc
                        CLRFE
                goto
                movf
                        RCREG, W
                                        ; clears FERR, Rovd data is lost
                                        ; return to calling program
                return
                        RCSTA, CREN
                                        ; clear the cont. receive bit
CLROR:
                bcf
                        RCSTA, CREN
                                        ; turn on cont. receive bit
                bsf
                        RCV
                                        ; OERR is clear, check again
                goto
                                        ; Clear the frame error this way
CLRFE:
                movf
                        RCREG, W
                                        ; OERR is clear, check again
                        RCV
                goto
```

Reception - Use of Interrupts

TABLE 10-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	R0IF	0000 000x	0000 000u
0Ch		PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART F	USART Receive Register								0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on PIC16F873/876 devices; always maintain these bits clear.

IMPORTANT: you do not have to clear the RCIF flag,

this is done automatically upon reading RCREG

Previous Example with Interrupts

```
SER INIT:
               bsf STATUS, RPO
                                             : access bank 1
               movlw B' 1000000'
                                             ; RC6: TX ;RC7: RX
                                             ; set the port's inputs/outputs
               movwf TRISC
                                             ; setup the transmission
               movlw B' 00000100'
                                             ; 8-bits, asynch., etc.
               movwf TXSTA
               movlw d'3'
                                             ; set baud rate to 57,600
               movwf SPBRG
               bcf STATUS, RPO
                                             ; access bank 0
               movlw B' 10010000'
               movwf RCSTA
                                             ; enable the serial port
               bsf STATUS, RPO
                                             : access bank 1
IRQ_INIT:
               movlw B' 00100000'
               movwf PIE1
                                             ; enable serial interrupt
                      STATUS, RPO
                                             ; access bank 0
               bcf
               movlw B' 11000000'
                                             ; enable GIE & PEIE
               movwf INTCON
```

MAIN:

Code Example - Asynchronous Reception

Setup as follows: Asynchronous reception, baud rate 57,600 baud,

with interrupts, 4MHz oscillator

SER_ISR: ; INSERT: saving of context

btfsc RCSTA, OERR; did overrun error occur?

goto CLROR ; if so, go clear it.

btfsc RCSTA, FERR; Frame error? (FERR = 2)

goto CLRFE

movf RCREG, W; read the word

movwf TEMP; store it in a temporary

goto DONE ; location

CLROR: bcf RCSTA, CREN; clear the cont. receive bit

bsf RCSTA, CREN; turn on cont. receive bit

goto DONE ; OERR is clear, check again

CLRFE: movf RCREG, W ; Clear the frame error this way

goto DONE

DONE: ; INSERT: restoring of context

retfie

Combining Transmission and Reception

Register 18-1: TXSTA: Transmit Status and Control Register

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0	
CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	
bit 7							bit 0	
0	<u>O</u>	<u>1</u>	<u>O</u>	0	<u>1</u>	<u>1</u>	<u>O</u>	
	Transmis	sion-speci	٦	Transmis	sion-spec	ific		

Register 18-2: RCSTA: Receive Status and Control Register

