Microprocessor and Interfacing (MPI)
GTU # 3160712



Unit-3: 8085 Microprocessor





Prof. Swati R SharmaComputer Engineering Department
Darshan Institute of Engineering & Technology, Rajkot

⊠ swati.sharma@darshan.ac.in

© (0) 9727747317



Subject Overview

Sr. No.	Unit	% Weightage
1	Introduction to Microprocessor	8%
2	Microprocessor Architecture and Operations	7%
3	8085 Microprocessor	12%
4	Assembly Language Programming Basics	13%
5	8085 Assembly Language Programs	12%
6	Stack & Subroutines	13%
7	I/O Interfacing	20%
8	Advanced Microprocessors	15%







Topics to be covered

- Introduction to 8085
- 8085 Programming Model
- Bus Organization of 8085
- 8085 pin diagram
- 8085 Architecture/Block Diagram
- T-States, Machine and Instruction Cycle
- Demultiplexing Address and Data Bus AD0-AD7
- Timing Diagram
- Memory Interfacing
- Generating Control Signals











- □ 8085 is pronounced as "eighty-eighty-five" microprocessor.
- ☐ It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology.



- □ 8 bit General purpose microprocessor (i.e. 8 bit data bus).
- ☐ It is a single chip N MOS device with 40 pins.
- \square It has multiplexed address and data bus.(AD₀ AD₇).
- ☐ It works on 5-Volt DC power supply.
- ☐ The maximum clock frequency is 3MHz while minimum frequency is 500kHz.
- \square It provides 16 address lines, therefore capable of addressing 2^{16} = 64K of memory.
- ☐ It supports external interrupt request.
- ☐ It has two 16 bit registers named program counters (PC) and stack pointer (SP).



- □ It generates 8 bit I/O address so it can access $2^8 = 256$ input ports.
- ☐ It provides 5 hardware interrupts:
 - 1. TRAP
 - 2. RST 5.5
 - 3. RST 6.5
 - 4. RST 7.5
 - 5. INTR
- □ It provides accumulator, 5 flag register, 6 general purpose registers and 2 special purpose registers (SP,PC).








8085 Programming Model



8085 Programming Model




General Purpose Registers

- ☐ 6 general purpose registers to store 8-bit data B, C, D, E, H & L.
- ☐ Can be combined as fixed register pairs BC, DE, HL to perform 16 bit operations.
- ☐ Used to store or copy data using data copy instructions.

B (8)	C (8)
D (8)	E (8)
H (8)	L (8)




8085 Programming Model




Accumulator

- □ 8 bit register, identified as A
- Part of ALU
- ☐ Used to store 8-bit data to perform **arithmetic** & **logical** operations.
- ☐ Result of operation is stored in Accumulator.






8085 Programming Model



Flag Register




Set (1) if 7th/bit of result is 1; otherwise reset (0)

P-Parity Flag

Set (1) if result has even no. of 1's & Reset(0) if result has odd no. of 1's

AC -Auxiliapy_Carry Flag
Set (1) when carry bit is generated by 3rd bit & passed to bit 4th bit.



CY - Carry Flag
Set (1) if arithmetic operation results in carry; otherwise reset(0)

Flag Register

- ALU has 5 Flag Register that set/reset after an operation according to data conditions of the result in accumulator & other registers.
- Helpful in decision making process of microprocessor.
- ☐ Conditions are tested through software instructions.


For e.g.

JC (Jump On Carry) is implemented to change the sequence of program when CY(Carry Flag) is set(1).

Accumulator A	(8)	Flag Register			
В	(8)	C (8)			
D	(8)	E (8)			
Н	(8)	L (8)			
Stack Pointer (SP) (16)					
Program Counter (PC) (16)					
Data Bus		Address Bus			
8		16			
Bidirectional		Unidirectional			



8085 Programming Model



Stack Pointer & Program Counter

Stack Pointer(SP)

- ☐ Used as memory pointer.
- ☐ Points to the memory location in R/W memory, called Stack.
- ☐ Beginning of stack is defined by loading a 16-bit address in the stack pointer.

Program Counter(PC)

- ☐ Microprocessor uses PC register to sequence the execution of instructions.
- ☐ Its function is to point to memory address from which next byte is to be fetched.
- ☐ When a byte is being fetched, PC is incremented by 1 to point next memory location.

Accumulator A	(8)	Flag Register	
В	(8)	C (8)	
D	(8)	E (8)	
Н	(8)	L (8)	
Stack Pointer (SP) (16)			
Program Counter (PC) (16)			
Data Bus		Address Bus	
8		16	
Bidirectional		Unidirectional	

GTU Que: Explain 8085 Programming Model and flag register.[7m] (W'18,W'19)









Bus Organization of 8085



System bus




Bus Organization of 8085



Address bus

- \Box Group of 16 unidirectional lines generally identified as A_0 to A_{15} . i.e. bits flow from microprocessor to peripheral devices.
- ☐ 16 address lines are capable of addressing 65536 memory locations. So, 8085 has 64K memory locations.



HEX FFFF


DEC 65,535

OCT 177 777

BIN 1111 1111 1111




Bus Organization of 8085




Data bus

- \square Group of 8 lines identified as D_0 to D_7 .
- ☐ They are bidirectional i.e. data flow in both directions between microprocessor, memory & peripheral.
- □ 8 data lines enable microprocessor to manipulate data ranging from 00 H to FF H (2⁸=256 numbers).
- □ Largest number appear on data bus is 1111 $1111 = (255)_{10}$.
- ☐ As Data bus is of 8-bit, 8085 is known as 8-bit Microprocessor.






Bus Organization of 8085




Control bus

- ☐ It comprises of various single lines that carry synchronization, timing & control signals.
- ☐ These signals are used to identify a device type with which MPU intends to communicate.
- ☐ Some control signals are **Read**, **Write** and **Opcode fetch** etc.









8085 pin diagram



8085 pin diagram

				_	
X1	1		40		V_{CC}
X2	2		39		HOLD
RESET OUT	3		38		HLDA
SOD	4		37		CLK (OUT)
SID	5		36		RESET IN
TRAP	6		35		READY
RST7.5	7	8085A	34		IO/M
RST6.5	8		33		S_1
RST5.5	9		32		RD
INTR	10		31		\overline{WR}
INTA	11		30		ALE
AD_0	12		29		S_0
$AD_\mathtt{1}$	13		28		A ₁₅
AD_2	14		27		A ₁₄
AD_3	15		26		A ₁₃
AD_4	16		25		A ₁₂
AD_5	17		24		A ₁₁
AD_6	18		23		A ₁₀
AD ₇	19		22		A_9
V_{SS}	20		21		A ₈


- 8-bit general purpose microprocessor.
- Capable of addressing 64K of memory.
- It has 40 pins.
- Requires +5V single power supply.



8085 pin diagram


Signals are classified into 6 groups:

- 1. Address bus
- 2. Multiplexed address/data bus
- 3. Control & status signals
- 4. Power supply & frequency signals
- 5. Externally initiated signals
- 6. Serial I/O ports



8085 pin diagram: Address Bus


- ☐ 16 signal lines are used as address bus.
- ☐ However these lines are split into two segments: $A_{15} - A_8$ and $AD_7 - AD_0$
- □ A₁₅ A₈ are unidirectional and used to carry high-order address of 16-bit address.
- \square AD₇ AD₀ are used for dual purpose.





8085 pin diagram: Multiplexed Address/Data Bus

- ☐ Signal lines AD₇-AD₀ are bidirectional and serve dual purpose.
- ☐ They are used as low-order address bus as well as data bus.
- ☐ The low-order address bus can be separate from these signals by using a latch (ALE).






To identify nature of operation

- Two Control Signals
 - 1. $\overline{RD}(Read)$
 - 2. $\overline{WR}(Write)$
- ☐ Three Status Signals
 - 1. S.
 - 2. S
 - 3. IO/\overline{M}
- ☐ To indicate beginning of operation
 - 1. ALE(Address Latch Enable)

ALE ← 1, then Address bus


 $ALE \leftarrow 0$, then Data bus





ALE: Pin 30


- ☐ This is positive going pulse generated every time the 8085 begins an operation (machine cycle).
- \Box It indicates that the bits on AD_7 - AD_0 are address bits.
- ☐ This signal is used primarily to latch the low-address from multiplexed bus & generate a separate set of address lines A_7 - A_0 .





RD(Read): Pin 32


- ☐ This is a read control signal (active low)
- ☐ This signal indicates that the selected I/O or Memory device is to be read & data is available on data bus.





WR (Write): Pin 31

- ☐ This is a write control signal (active low)
- ☐ This signal indicates that the selected I/O or Memory device is to be write & data is available on data bus.






10/M: Pin 34

- ☐ This is a status signal used to differentiate I/O and memory operation.
- ☐ When signal is

high \rightarrow I/O operation

low → Memory operation

☐ This signal is combined with RD and WR to generate I/O & memory control signals.






S₁ (Pin 33) & S₀ (Pin 29)

☐ These status signals can identify various operations.

S ₁	S ₀	Mode
0	0	HLT
0	1	WRITE
1	0	READ
1	1	OPCODE FETCH






8085 pin diagram

IO/M	RD	WR	Operatio	
0	0	0	HLT	
0	0	1	MEMR	
0	1	0	MEMW	
0	1	1	Opcode Fetch	
1	0	0	HLT	
1	0	1	ĪOR	
1	1	0	ĪOW	
1	1	1	NOP	



8085 Pin Diagram: Power Supply & Frequency Signal


- \square $\mathbf{V}_{cc} \rightarrow \text{Pin } 40, +5\text{V Supply.}$
- \square $V_{ss} \rightarrow$ Pin 20, Ground Reference





8085 Pin Diagram: Power Supply & Frequency Signal

- \square X1, X2 \longrightarrow Pin 1 & 2, Crystal Oscillator is connected at these two pins.
- ☐ The frequency is internally divided by two; therefore, to operate a system at 3MHz, the crystal should have a frequency of 6MHz.






8085 Pin Diagram: Power Supply & Frequency Signal


- \square **CLK (OUT)** \longrightarrow Clock output
- ☐ Pin 37: This signal is used as system clock for other I/O devices for synchronization with Microprocessor.








- INTR(Input) → Interrupt Request
 It is used for general purpose interrupt.
- \square **INTA**(Output) \longrightarrow Interrupt Acknowledge.






- \square RST7.5, RST6.5, RST5.5 (Input) \rightarrow Restart Interrupts.
- ☐ These are vector interrupts that transfer the program control to specific memory locations.
- ☐ RST7.5, RST6.5, RST5.5 have higher priorities than INTR interrupt.
- ☐ Among these 3 interrupts, the priority order (higher to lower) is RST7.5, RST6.5, RST5.5 respectively.






□ TRAP(Input) → This is a non maskable interrupt & has the highest priority.




43




- \square **HOLD(Input)** \longrightarrow This signal indicates that a peripheral such as DMA Controller is requesting the use of address & data buses.
- \square **HLDA(Output)** \longrightarrow Hold Acknowledge. This signal acknowledges the HOLD request.








- READY(Input) → This signal is used to delay the microprocessor read or write cycles until low-responding peripheral is ready to send or accept data.
- ☐ When the signal goes low, the microprocessor waits for an integral no. of clock cycles until **READY** signal goes high.





- RESET IN (Input) → When the signal on this pin goes low, the Program Counter is set to zero, the buses are tri-stated & microprocessor is reset.
- \square **RESET OUT** (Output) \longrightarrow This signal indicates that microprocessor is being reset. The signal is also used to reset other devices.






8085 Pin Diagram: Serial I/O Ports

Two pins for serial transmission


- 1. SID (Serial Input Data)
- 2. **SOD** (Serial Output Data)
- ☐ In serial transmission, data bits are sent over a single line, one bit at a time.



47




Sr.	GTU Questions	Marks	Year
1.	Draw and Explain the pin diagram of 8085 microprocessor.	7	Win-2019
2.	What is the use of ALE pin in 8085?	1	Sum-2019
3.	Explain the following pins of the 8085 microprocessor: IO/M , INTR, RESETIN	3	Win-2017






8085 Microprocessor signals <u>GND</u> +5,V 40 20 Serial 5 SID SOD X_2 X_1 V_{CC} V_{SS} 1/0 28 A_{15} Ports High-Order Address Bus A_8 TRAP RST 7.5 <u>6</u> 7 21 Externally **RST 6.5** Initiated RST 5.5 Signals <u>INTR</u> 10 19 AD_7 Multiplexed Address/Data Bus 8085A **READY** 35 AD_0 39 HOLD 36 **External Signal** RESET IN 30 Acknowledgement ALE 29 33 INTA S_0 S_1 38 Control and 34 32 31 HLDA 10/M **Status Signals** RD WR 3 37 **RESET** CLK OUT OUT






8085 Architecture/Block Diagram





- Used to hold data (i.e. temporary)
 Used to store 8-bit data to perform arithmetic & logical operations.
 data) during ALU operation
 Result of operation is stored in Accumulator.



- Performs Computing Functions.
- Accumulator, Temporary Register and Flag Registers are part of ALU.

CY


A multiplexer pulls out the right group of bits, depending on the instruction.

Address


Bus

Address/Data


Bus




8-Bit Internal Data Bus



8-Bit Internal Data Bus






GTU Exam Questions

Sr.	GTU Questions	Marks	Year
1.	Draw and explain the internal block diagram of 8085 microprocessor.	7	Sum-2019 Win-2018 Sum-2018







T-States, Machine and Instruction Cycle



T-States, Machine and Instruction Cycle

T-States

operation performed in one clock period.

Machine Cycle

Time required by the microprocessor to complete an **operation**.


Instruction Cycle

Time required to complete **execution** of an instruction.




T-States

- ☐ "T-States are defined as operation performed in one clock period."
- ☐ These sub-divisions are internal states synchronized with system clock & each T-state is precisely equal to **one clock period**.



Machine Cycle

- ☐ "Machine Cycle is defined as time required by the microprocessor to complete an operation."
- ☐ This cycle may consist 3 to 6 T-states.
- ☐ The basic microprocessor operation such as reading a byte from I/O port or ting a byte to memory.







m/m Read


Instruction Cycle

- ☐ "Instruction Cycle is defined as time required to complete execution of an instruction."
- □ In 8085 microprocessor instruction cycle consists of 1 to 6 Machine Cycles or 1 to 6 operations.

















Demultiplexing Address and Data Bus AD₀-AD₇



Demultiplexing AD₀-AD₇




Demultiplexing AD₀-AD₇

- \square The dual-purpose of the AD₀-AD₇ pins is achieved through multiplexing.
- ☐ In simple words, multiplexing allows us to use the pins of a microprocessor for more than one function.
- Advantage: Since each pin can serve multiple purposes, the total number of pins can be reduced.

IC 74LS373

- ☐ IC 74LS373 is an IC with 20 pins.
- it is a memory unit to hold one bit of data.





GTU Questions

Sr.	GTU Questions	Marks	Year
1.	How will the multiplexed address/data bus (AD_0-AD_7) of the 8085 microprocessor be demultiplexed?	4	Win-2017







Timing Diagram





Timing Diagram
















Memory Interfacing



Memory structure





Memory structure

No. of Lines	Memory size(bytes)	No. of Lines	Memory size(bytes)			
1	2	9	512	\Box		
2	4	10	1024=1k	_		2,048
3	8	11	2048=2k		300 2,048	
4	16	12	4096=4k		1 000	
5	32	13	8192=8k	BIN 1	1000 0000 0000	
6	64	14	16384=16k			
7	128	15	32768=32k			65,535
8	256	16	65536=64k	HEX		
				OCT	65,535 177 777	
				BIN	1111 1111 1111 1111	



Memory Interfacing

- □ 8085 can access 64K of memory, thus address bus is of 16-bit.
- ☐ It is not always necessary to use full 64K address space. The total memory size depends upon the application.
- ☐ Generally EPROM is used as a program memory and RAM is used as data memory.
- ☐ When both are used then total 64K address will be shared by both.
- ☐ The capacity of program memory and data memory depends on the application.



Memory Interfacing

- ☐ It is not always necessary to select 1 EPROM and 1 RAM. We can have multiple EPROMs and multiple RAMs as per the requirement of application.
- ☐ We can place EPROM / RAM anywhere in full 64 Kbytes address space.
- □ Program memory (EPROM) should be located from address 0000H, since reset address of 8085 microprocessor is 0000H.
- ☐ It is not always necessary to locate EPROM and RAM in consecutive memory addresses.



Interface 4kB of EPROM with starting address from 0000H and 2kB of RAM with starting address followed by EPROM

Step-1: To calculate no. of EPROM and RAM chip required

Total **EPROM** required = 4kB

Chip size available = 4kB

No. of chips required = 4kB/4kB=1

Total **RAM** required = 2kB

Chip Size Available = 2kB

No. of Chips required = 2kB/2kB=1



Step-2: To calculate starting and ending address of EPROM EPROM Chip-1:

Starting Address = **0000H**

Chip Size = 4kB (i.e. address Line=12, m/m = 2^{12} = 4096B = 4k)

Ending Address = **OFFFH**

Step-3: To calculate starting and ending address of RAM

RAM Chip-1:

Starting address = Ending address of EPROM +1

= 0FFFH+1

= 1000H

Chip Size = 2kB = 07FFH

Ending address = 1000H+07FFH

= 17FFH

4,095

HEX FFF

DEC 4,09

OCT 7 777

BIN 1111 1111 1111

No. of Lines	Memory size(bytes)
9	512
10	1024=1k
11	2048=2k
12	4096=4k
13	8192=8k
14	16384=16k
15	32768=32k
16	65536=64k



Step-4:	Memory	Α	Α	Α	Α	Α	A	A	A	Α	Α	Α	A	Α	Α	A	Α
Map		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Start Address	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROM	0000 H																
4k	End Address OFFF H	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
RAM	Start Address 1000 H	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
2k	End Address 17FF H	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1

EPROM chip size = 4kB & RAM chip size = 2kB

: smaller chip size RAM = $2kB = 2^{11}$

Thus neglect lower 11 address lines (A_0 to A_{10}), and consider A_{11} to A_{15} for Decoding.



		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EDDOM	Start Address 0000 H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROM	End Address OFFF H	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

EPROM

- Required Address Lines: A₁₁ to A₁₅.
 Now, EPROM has two Possibilities, either 00000 b or 00001 b.
- Therefore, it requires Y₀ and Y₁ outputs of decoder.




		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
		15_	1/	13	12	11	10	9	8	7	_6_	_5_	1	3	2	1	
	Start									,			•		_		
	Address	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROM	0000 H																
EPROW	End																
	Address	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	OFFF H	V	U	U	U		ı	ı	ı	I	ı	ı	ı		ı	ı	
	Start																
	Address																
DAM	1000 H	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RAM	End																
	Address				1		1	1	1	1	1	1	1	1	4	1	1
	17FF H	0	0	0		0									I	1	l

RAM has **00010** b, hence it requires Y₂ output of decoder.



Memory Interfacing: Example 1 Implementation RD



Interface 16kB of EPROM with **chip size** of 8kB and starting address from 0000H and 8kB of RAM with starting address followed by EPROM.

Step-1: To calculate no. of EPROM and RAM chip required

```
Total EPROM required = 16kB
```

Chip size available = 8kB

No. of chips required = 16kB/8kB = 2

Total **RAM** required = 8kB

Chip size available = 8kB

No. of chips required = 8kB/8kB = 1



Step-2: To calculate starting and ending address of EPROM

EPROM Chip-1:

```
Starting Address = 0000H
```

Chip Size = 8kB (i.e. address Line=13, m/m= 2^{13} =8192B =8k)

Ending Address = 1FFFH

8,191

EPROM Chip-2:

Starting Address =1FFFH + 1 = 2000H

Chip Size = 1FFFH

Ending Address = 2000+1FFFH = **3FFFH**

No. of Lines	Memory size(bytes)
9	512
10	1024=1k
11	2048=2k
12	4096=4k
13	8192=8k
14	16384=16k
15	32768=32k
16	65536=64k



1FFF 8,191

0001 1111 1111 1111

Step-3:RAM Chip-1:

```
Starting Address = EPROM ending address + 1
```

```
Starting Address = 3FFFH+1 = 4000H
```

Chip Size = 8kB (i.e. address Line =13, $m/m=2^{13} = 8192B = 8k$)

Chip Size = 1FFFH

Ending Address = 4000h+1FFFH = **5FFFH**




•	Memory	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Map		15	1/	12	12	11	10	a	8	7	6	5	1	3	2	1	0
EDDOM	Start Address 0000 H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROM1	End Address 1FFF H	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
EDDOM	Start Address 2000 H	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROM2	End Address 3FFF H	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DAM	Start Address 4000 H	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM	End Address 5FFF H	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1



Step-5:Interface Implementation

- \square EPROM chip size = RAM chip size = 8kB = 2^{13}
- □ Therefore, neglect lower 13 address lines (i.e. A_0 to A_{12}) and consider only A_{13} to A_{15} for decoding.

EPROM CHIP-01	000
EPROM CHIP-02	001
RAM CHIP-01	010





Step-4:	Memory	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Map		15	_14_	13	12	11	_10_	g	8	7	6	5	1	3	2	1	n
EDDOM1	Start Address 0000 H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROM1	End Address 1FFF H	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
EDDOMO	Start Address 2000 H	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROM2	End Address 3FFF H	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DAM	Start Address 4000 H	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM	End Address 5FFF H	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1

Memory Interfacing: Example 2 Implementation Step-5: $\overline{\mathsf{RD}}$ OE 10/M -**EPROM** CHIP-1 WR RD D_0 $D_0 - D_7$ To EPROM CHIP-1 0E **EPROM** _To EPROM CHIP-2 CHIP-2 A₁₅ **010** To RAM 3:8 Decoder A₁₃. $D_0 - D_7$ $A_0 - A_{12}$ OE **RAM**



Exercise: Memory Interface Example


- 1. Draw the interfacing of a 4KB EPROM having a starting address 2000h and two 2KB static RAMs having starting addresses 4000h and 8000h, respectively, with 8085 microprocessor.
- 2. Design an 8085 microprocessor system such that it should contain 16KB of EPROM and 4KB of RAM with starting addresses 0000H and 4000H respectively. Use two 8KB of EPROMs (2764) and two 2KB of RAMs (6116) for this system.



Exercise: Example 1

Step-4:	Memory	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Map		15	1/	12	12	11	10	q	Ω	7	6	5	1	2	2	1	n
EDDOM1	Start Address 2000 H	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROM1	End Address 2FFF H	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1
RAM 1	Start Address 4000 H	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
KAWI	End Address 47FF H	0	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1
DAM	Start Address 8000 H	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM 2	End Address 87FF H	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1








Exercise: Example 2


•	Memory	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Мар		15	1/1	12	12	11	10	a	ρ	7	6	5	1	2	2	1	n
EDDOM1	Start Address 0000 H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROM1	End Address 1FFF H	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
EPROM2	Start Address 2000 H	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
EPROMZ	End Address 3FFF H	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
RAM 1	Start Address 4000 H	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
KAWI	End Address 47FF H	0	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1
RAM 2	Start Address 4800 H	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
KAIVI Z	End Address 4FFF H	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1








10/M	RD	WR	Operation
0	0	0	Invalid
0	0	1	MEMR






IO/M	RD	WR	Operation
0	0	0	Invalid
0	0	1	MEMR
0	1	0	MEMW






IO/M	RD	WR	Operation
0	0	0	Invalid
0	0	1	MEMR
0	1	0	MEMW
0	1	1	NOP






10/ M	RD	WR	Operation
0	0	1	MEMR
0	1	0	MEMW
0	1	1	NOP
1	0	0	Invalid






IO/M	RD	WR	Operation
0	0	1	MEMR
0	1	0	MEMW
0	1	1	NOP
1	0	1	ĪOR






10/M	RD	WR	Operation
0	0	1	MEMR
0	1	0	MEMW
0	1	1	NOP
1	0	1	ĪOR
1	1	0	IOW





10/M	RD	WR	Operation
0	0	1	MEMR
0	1	0	MEMW
0	1	1	NOP
1	0	1	ĪOR
1	1	0	ĪOW
1	1	1	NOP





10/M	RD	WR	Operation
0	0	0	HLT
0	0	1	MEMR
0	1	0	MEMW
0	1	1	NOP
1	0	0	HLT
1	0	1	ĪOR
1	1	0	ĪŌW
1	1	1	NOP



GTU Exam Questions

Sr. GTU Questions

- 1. How will the multiplexed address/data bus (AD0-AD7) of the 8085 microprocessor be demultiplexed?
- 2. Explain the flag register of the 8085 microprocessor with examples.
- 3. Draw the interfacing of a 4KB EPROM having a starting address 2000h and two 2KB static RAMs having starting addresses 4000h and 8000h, respectively, with 8085 microprocessor. Use demultiplexed address/data lines and use 3-to-8 decoder (74LS138).
- 4. Draw and explain the internal block diagram of 8085 microprocessor.
- 5. List the sequence of events that occurs when the 8085 MPU reads from memory.
- 6. Explain 8085 Programming Model and Flag Register.
- 7. Discuss the programming model of 8085 μ P with the help of suitable diagram.
- 8. Draw and Explain the pin diagram of 8085 microprocessor.



References



Book: Microprocessor Architecture, Programming, and Applications with the 8085, Ramesh S.

Gaonkar Pub: Penram International





Thank You

