Lecture 14 — Memory Consistency

Patrick Lam & Jeff Zarnett patrick.lam@uwaterloo.ca, jzarnett@uwaterloo.ca

Department of Electrical and Computer Engineering University of Waterloo

September 11, 2024

ECE 459 Winter 2024 1/21

Previously...

When we introduced atomics, we said to always use sequential consistency.



"Stay out of trouble." - Robocop, 2043.

There are other options, but we need to discuss reordering.

ECE 459 Winter 2024 2/21

Compiler Reordering

The compiler can change the order of certain events.

The compiler will be aware of things like load-delay slots and can swap the order of instructions to make use of those slots more effectively.

```
let x = thing.y;
println!("x = {}", x);
z = z + 1;
a = b + c;
let x = thing.y;
z = z + 1;
a = b + c;
println!("x = {}", x);
```

We'll talk about other compiler optimizations soon, but we don't want to get away from the topic of reordering.

ECE 459 Winter 2024 3/21

Hardware Reordering

In addition to the compiler reordering, the hardware can do some reordering of its own.

There is another possibility we have to consider, and it is updates from other threads.

We need a bit more reassurance that the value we're seeing is the latest one...

ECE 459 Winter 2024 4/21

It's a Feature

Different hardware provides different guarantees about what reorderings it won't do.

ARM is getting pretty popular, so we do have to care about hardware reorderings, unfortunately.



ECE 459 Winter 2024 5/21

I have a cunning plan...

In an obvious case, if the lines of code are z = 2 and z + 1 then neither the compiler nor hardware will reorder those.

It knows that it would change the outcome and produce the wrong answer.

There's a clear data dependency there, so the reordering won't happen.

ECE 459 Winter 2024 6/21

Reordering Gone Wrong

But what if there's no such clear dependency? Consider something like this pseudocode:

```
lock mutex for point lock mutex for point point.x = 42; point.y = -42; point.z = 0; unlock mutex for point unlock mutex for point point.z = 0;
```

What we need is a way to tell the compiler (and hardware) that this is not okay.

ECE 459 Winter 2024 7/3

Sequential Consistency

Sequential program: statements execute in order.

Your expectation for concurrency: sequential consistency.

```
T1: x = 1; r1 = y;
T2: y = 1; r2 = x;
```

- each thread induces an execution trace.
- always: program has executed some prefix of each thread's trace.

ECE 459 Winter 2024 8/21

Sequential Consistency


"... the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program." — Leslie Lamport

In brief:

- 1 for each thread: in-order execution;
- interleave the threads' executions.

ECE 459 Winter 2024 9/21

The Blind Men and Elephant



But unfortunately, threads have their own view of the world.

ECE 459 Winter 2024 10/21

Compilers and processors may reorder non-interfering memory operations.

$$T1: x = 1; r1 = y;$$

If two statements are independent:

- OK to execute them in either order.
- (equivalently: publish their results to other threads).

Reordering is a major compiler tactic to produce speedup.

ECE 459 Winter 2024 11/21

Memory Consistency Models


Rust uses the same memory consistency models as C++.

It's the best attempt we have at modelling atomics because it is a very difficult subject

We need way of talking about the causality of the program...

ECE 459 Winter 2024 12/21

Causality?



Establishing relationships between events such as "event A happens before event B".

ECE 459 Winter 2024 13/21

Our new Toolkit

We can use a semaphore to ensure that one thing happens before another.

The idea is the same, but our toolkit is a little bit different: it's the memory barrier or fence.

This type of barrier prevents reordering, or, equivalently, ensures that memory operations become visible in the right order.

ECE 459 Winter 2024 14/21

What have we got?

The x86 architecture defines the following types of memory barriers:

- mfence
- sfence
- lfence

ECE 459 Winter 2024 15/21

Build Fences in the Right Place

Consider the example again:

This now prevents reordering, and we get the expected result.

Memory fences are costly in performance.

ECE 459 Winter 2024 16/21

Here Be Dragons

The C++ standard includes a few other orderings that don't appear in this section because they aren't in Rust.

But we'll cover Acquire-Release and Relaxed briefly.

Neither comes with a recommendation to use it, but if you can prove that your use of it is correct, then you can do it.

It may give a slight performance edge.

ECE 459 Winter 2024 17/21

Acquire and Release

Acquire and Release make a good team!



By placing acquire at the start of a section and release after, anything in there is "trapped" and can't get out.

That makes them the perfect combination for a critical section.

ECE 459 Winter 2024 18/21

Acquire/Release Spinlock

```
use std::sync::Arc;
use std::sync::atomic::{AtomicBool, Ordering};
use std::thread;
fn main() {
    let lock = Arc::new(AtomicBool::new(false));
         // value answers "am I locked?"
    // ... distribute lock to threads somehow ...
    // Try to acquire the lock by setting it to true
    while lock.compare_and_swap(false, true, Ordering::Acquire) { }
    // broke out of the loop, so we successfully acquired the lock!
    // ... scary data accesses ...
    // ok we're done, release the lock
    lock.store(false, Ordering::Release);
```

ECE 459 Winter 2024 19/21

Relaxed?

Relaxed really does mean the compiler will take it easy, and all reorderings are possible.

Example: a counter that simply adds; and you aren't using the counter to synchronize any action.

ECE 459 Winter 2024 20/21

Matter, Order Does

There have been a few reminders to use sequential consistency because atomics are hard to reason about and it's easy to get it wrong.

Consider an inconsistent state in a lock-free-queue structure...

We can actually look at the fix applied in the code.

ECE 459 Winter 2024 21/21