CUDA Memories

John H. Osorio Ríos







Importance of Memory Access Efficiency (1/2)

```
global void MatrixMulKernel(float* d M, float* d N, float* d P, intWidth) {
// Calculate the row index of the d P element and d M
int Row = blockIdx.y*blockDim.y+threadIdx.y;
// Calculate the column index of d P and d N
int Col = blockIdx.x*blockDim.x+threadIdx.x;
if ((Row < Width) && (Col < Width)) {
  float Pvalue = 0;
  // each thread computes one element of the block sub-matrix
  for (int k = 0; k < Width; ++k) {
    Pvalue += d M[Row*Width+k]*d N[k*Width+Col];
  d_P[Row*Width+Col] = Pvalue;
```





Importance of Memory Access Efficiency (2/2)

```
for (int k = 0; k < Width; ++k)


Pvalue + = d_M[Row*Width + k] * d_N[k*Width + Col];
```

Compute to Global Memory Access (CGMA) ratio

- Our application has 1.0 CGMA Ratio
- 200 GB/s memory bandwidth.
- 4 bytes operands.
- 50 Giga single-precision Operands per Second
- Our Application has 50 GFLOPS
- Peak single precision performance 1500 GFLOPS




CUDA Device Memory Types (1/4)








CUDA Device Memory Types (2/4)







CUDA Device Memory Types (3/4)







CUDA Device Memory Types (4/4)


Table 5.1 CUDA Variable Type Qualifiers									
Variable Declaration	Memory	Scope	Lifetime						
Automatic variables other than arrays	Register	Thread	Kernel						
Automatic array variables	Local	Thread	Kernel						
devicesharedint SharedVar;	Shared	Block	Kernel						
device int GlobalVar;	Global	Grid	Application						
deviceconstant int ConstVar;	Constant	Grid	Application						






A Strategy for Reducing Global Memory Traffic (1/4)

- Global Memory
 - Large
 - Slow
- Shared Memory
 - Small
 - Fast





A Strategy for Reducing Global Memory Traffic (2/4)



- With NXN Blocks
 - The access to global memory reduce by 1/N





A Strategy for Reducing Global Memory Traffic (3/4)











A Strategy for Reducing Global Memory Traffic (4/4)


Good - people have similar schedule



Bad - people have very different schedule



A Tiled Matrix-Matrix Multiplication Kernel (1/3)







A Tiled Matrix-Matrix Multiplication Kernel (2/3)

100	Phase 1			Phase 2		
thread _{0,0}	M _{0,0} ↓ Mds _{0,0}	N _{0,0} ↓ Nds _{0,0}	Mds _{0,0} *Nds _{0,0} +	M _{0,2} ↓ Mds _{0,0}	N _{2,0} ↓ Nds _{0,0}	PValue _{0,0} += Mds _{0,0} *Nds _{0,0} + Mds _{0,1} *Nds _{1,0}
thread _{0,1}	$M_{0,1}$ \downarrow $Mds_{0,1}$	N _{0,1} ↓ Nds _{1,0}	Mds _{0,0} *Nds _{0,1} +	M _{0,3} ↓ Mds _{0,1}	N _{2,1} ↓ Nds _{0,1}	PValue _{0,1} += Mds _{0,0} *Nds _{0,1} +
thread _{1,0}	M _{1,0} ↓ Mds _{1,0}	N _{1,0} ↓ Nds _{1,0}	Mds _{1,0} *Nds _{0,0} +	M _{1,2} ↓ Mds _{1,0}	N _{3,0} ↓ Nds _{1,0}	PValue _{1,0} += Mds _{1,0} *Nds _{0,0} +
thread _{1,1}	↓	N _{1,1} ↓ Nds _{1,1}	PValue _{1,1} += Mds _{1,0} *Nds _{0,1} + Mds _{1,1} *Nds _{1,1}	M _{1,3} ↓ Mds _{1,1}	N _{3,1} ↓ Nds _{1,1}	PValue _{1,1} += Mds _{1,0} *Nds _{0,1} + Mds _{1,1} *Nds _{1,1}





A Tiled Matrix-Matrix Multiplication Kernel (3/3)

```
global void MatrixMulKernel(float* d M, float* d N, float* d P,
      int Width) {
     shared float Mds[TILE WIDTH][TILE WIDTH];
     _shared_ float Nds[TILE_WIDTH][TILE_WIDTH];
     int bx = blockIdx.x; int by = blockIdx.y;
     int tx = threadIdx.x; int ty = threadIdx.y;
      // Identify the row and column of the d_P element to work on
     int Row = by * TILE WIDTH + ty;
     int Col = bx * TILE_WIDTH + tx;
     float Pvalue = 0;
      // Loop over the d M and d N tiles required to compute d P element
      for (int m = 0; m < Width/TILE_WIDTH; ++m) {
       // Coolaborative loading of d_M and d_N tiles into shared memory
9.
       Mds[ty][tx] = d M[Row*Width + m*TILE WIDTH + tx];
       Nds[ty][tx] = d_N[(m*TILE_WIDTH + ty)*Width + Col];
10.
11.
       _syncthreads();
       for (int k = 0; k < TILE WIDTH; ++k) {
12.
          Pvalue += Mds[ty][k] * Nds[k][tx];
13.
14.
        syncthreads();
     d_P[Row*Width + Col] = Pvalue;
15.
```





THANKS

john@sirius.utp.edu.co





