# EECE7352 - COMPUTER ARCHITECTURE: HOMEWORK 4

## ANNA DEVRIES<sup>1</sup>

## 8 November 2019

### **CONTENTS**

1	Part	t A	3
	1.1	Cache Architecture Reversing	3
	1.2	Solution	3
2	Part	t B	12
	2.1	Cache Architecture Simulation	12
	2.2	Solution	12
3	Part	t C	15
	3.1	Fetch Policy Comparison	15
	3.2	Solution	15
4	Part	t D	20
	4.1	Article Discussion	20
	4.2	Solution	20
5	Part	t E 2	21
	5.1	Trends: Memory Stream versus Optimization	21
	5.2	Solution	21
6	Extr	ra Credit 1	24
	6.1	Cache Simulation	24
	6.2	Solution	24
7	Extr	ra Credit 2	32
	7.1	Pin Simulation	32
	7.2	Solution	32
11	ST	OF FIGURES	
۲.	<b>J</b> 1	or rideres	
Fig	gure 1	Part A1 results and pattern	4
_	gure 2	*	5
_	gure :	*	6
	gure 2		7
_	gure 5		8
_	gure 6	· ·	10
•	-		

<sup>&</sup>lt;sup>1</sup> Department of Electrical and Computer Engineering, Northeastern University, Boston, United States

Figure 7 Figure 8 Figure 9 Figure 10 Figure 11 Figure 12 Figure 13 Figure 14	Part B simulation graphs
LIST OF TA	BLES
Table 1	Set Associativity versus Miss Rate
Table 2	Cache Size versus Miss Rate
Table 3	Split cache (8KB each) architecture simulations
Table 4	Split cache (8KB each) architecture simulations
Table 5	Unified cache (16KB) architecture simulations
Table 6	-Oo optimization results
Table 7	-O1 optimization results
Table 8	-O2 optimization results
Table 9	-O <sub>3</sub> optimization results

#### 1 PART A

#### 1.1 Cache Architecture Reversing

Description: Your job is to generate reference streams in Dinero's din format (see description provided above) and produce the following (where you are asked to generate an address stream, submit in your report enough of the trace so that we can understand the pattern you are using – do not submit the full trace since it will only waste paper): i) Assume that you have a direct-mapped 64KB instruction cache with a (64B block size). Generate an address stream that will touch every cache line once, but no more than once. ii) Assume the same instruction cache organization as in (1), but now the instruction cache is 2-way set associative, with LRU replacement. The total cache space is still 64KB with a 64B block size, but now you have 1/2 the number of indices. Generate an address stream that touches every cache index only 7 times, producing 3 misses and 4 hits, but only accesses 3 unique addresses per index. iii) Repeat part 2, but now produce 5 misses and 5 hits, again with only 3 unique address per index, but produce a interleaving pattern of Miss-Hit-Miss-Hit-Miss-Hit-... iv) Assume that you have a 4-way set associate 64KB data cache with a (32B block size). Generate an address stream that will generate 5 hits and 3 misses. Make sure that your stream includes both loads and stores. v) Given a partially specified cache organization, generate one or multiple instruction reference streams that can detect the set associativity and the total size of an instruction cache. Assume that you know that the block size is 16B and that the cache size will be no larger than 32KB. Generate the stream(s) and discuss how you figured out the total size and the associativity. vi) Repeat part 4, but now generate a stream that will determine the replacement algorithm. Again, discuss how you determined this.

#### 1.2 Solution

1) For the first question, I utilized the below code to create an instruction stream that placed a single address on each cache block. This produced a 100% miss rate since each cache block was only touched once, see Figure 1 for the results and instruction stream pattern sequence. I ran the simulation with the following syntax: gcc stream\_generator.c -o stream\_gen ./stream\_gen > stream\_gen.txt dineroIV -l1-isize 64K -l1-ibsize 64 -l1-dsize 64K -l1-dbsize 64 -informat d < stream\_gen.txt.

```
int partOne() {
    long addr = oxoooooo;
    int i;
    for(i = o; i < 1024; i++) {
        printf("2 P%xo \n", addr);
        addr = addr + 64;
    }
    return o;
}</pre>
```

Algorithm 1: Part A1

```
TO IY CACHE SIBULATOR, VERSION /

TEN BY JAN EDGER AND MARK D. Hill

Tight (C) 1997 NEC Research Institute, Inc. and Mark D. Hill

Tights reserved, 1989 Mark D. Hill. All rights reserved.

-copyright option for details
                                                                               bash-4.2$ head stream gen.txt
                                                                               2 F00
                                                                               2 F400
                                                                               2 F800
                                                                               2 Fc00
                                                                                  F1000
                                                                               2
                                                                               2
                                                                                  F1400
                                                                               2 F1800
                                                                              2 F1c00
                                                                              2 F2000
                                                                               2 F2400
                                                                              bash-4.2$ tail stream gen.txt
                                   0.0000
                                                         0.0000
                                                                              2 Ffd800
                                                                              2 Ffdc00
                                                                              2 Ffe000
                                                                               2 Ffe400
                                                                               2 Ffe800
                                                                               2
                                                                                  Ffec00
                                   0.0000
                                              9.0099
                                                         0.8660
                                                                    0.0000
                                                                              2
                                                                                  Fff000
                                                                               2
                                                                                  Fff400
                                                                               2
                                                                                  Fff800
                                                                               2 Fffc00
                                                                               bash-4.2$
```

Figure 1: Part A1 results [A] and part A1 instruction pattern [B].

2) For the second question, I utilized the below code to create an instruction stream that touched each cache block 7 times - producing 3 misses and 4 hits. This produced a 43% miss rate, see Figure 2 for the results and instruction stream pattern sequence. I ran the simulation with the following syntax: gcc stream\_generator.c -o stream\_gen ./stream\_gen > stream\_gen.txt dineroIV -l1-isize 64K -l1-ibsize 64 -l1-idsize 64K -l1-inspil l -l1-iassoc 2 -informat d < stream\_gen.txt.

```
int partTwo(){
      long addr = oxoooooo;
      int i;
      for(i = 0; i < 512; i++){
          printf("2 F%xo \n", addr);
          printf("2 F%xo \n", addr);
          printf("2 E%xo \n", addr);
          printf("2 E%xo \n", addr);
          printf("2 D%xo \n", addr);
          printf("2 D%xo \n", addr);
10
          printf("2 D%xo \n", addr);
11
12
          addr = addr + 64;
13
      return o;
14
15
```

Algorithm 2: Part A2

```
o IV cache simulator, version 7
en by Jam Editer and Mark D. Hill
ight (c) 1997 NEC Research Institute, Inc. and Mark D. Hill.
ights reserves, 1989 Mark D. Hill. All rights reserved.
copyright option for details
                                                                                                 F7d800
                                                                                                E7d800
                                                                                                E7d800
                                                                                                D7d800
                                                                                                D7d800
                                                                                                D7d800
                                                                                                F7dc00
                                                                                                F7dc00
                                                                                                E7dc00
                                                                                             2 E7dc00
                                                                                                D7dc00
                                                                                             2 D7dc00
                                                                                             2 D7dc00
                                           0.000
                                                        0.0000
                                                                      8.0000
                                                                                   0.0000
                                                                                             2 F7e000
                                                                                                 F7e000
                                                                                                 E7e000
                                                                                                E7e000
                                                                                                D7e000
                                                                                                D7e000
                                           0.0000
                                                        0.0000
                                                                     0.0000
                                                                                   0.0000
                                                                                            2 D7e000
                                                                                            2 F7e400
                                                                                             2
                                                                                                 F7e400
                 0
0.0000
0
0.0000
0
0.0000
                                                                                             2
                                                                                                 E7e400
                                                                                                 E7e400
                                                                                                 D7e400
```

Figure 2: Part A2 results [A] and part A2 instruction pattern [B].

3) For the third question, I utilized the below code to create an instruction stream that touched each cache block 10 times - producing 5 misses and 5 hits. This produced a 50% miss rate, see Figure 3 for the results and instruction stream pattern sequence. I ran the simulation with the following syntax: gcc stream\_generator.c -o stream\_gen ./stream\_gen > stream\_gen.txt dineroIV -l1-isize 64K -l1-ibsize 64K -l1-idsize 64K

```
int partThree(){
       long addr = oxoooooo;
       int i;
       for (i = 0; i < 512; i++){}
           printf("2 F%xo \n", addr);
printf("2 F%xo \n", addr);
           printf("2 D%xo \n", addr);
           printf("2 F%xo \n", addr);
           printf("2 E%xo \n", addr);
           printf("2 F%xo \n", addr);
           printf("2 D%xo \n", addr);
           printf("2 D%xo \n", addr);
           printf("2 E%xo \n", addr);
           printf("2 E%xo \n", addr);
14
           addr = addr + 64;
15
16
      return o;
17
```

Algorithm 3: Part A3

```
ash-4.2$ head -n 100 stream gen.txt
                                                                                                                                                     2 F00
2 F00
2 D00
.gnts reserved.
.ght (C) 1985, 1989 Mark D. Hill. All rights reserved.
.opyright option for details
                                                                                                                                                   2 F00
2 F00
2 F00
2 D00
2 D00
2 E00
2 E00
2 F400
                                                                                                                                                         F400
                                                                                                                                                    2 F400
2 E400
2 F400
2 D400
2 D400
2 E400
2 E400
                                                                                     9.8609
                                                                                                          0.0000
                                                                 8
8.0000
                                                                                                                              0.0000
                                                                                                                                                         D800
                                                                                                                                                     2 F800
                                                                                                                                                     2 E800
2 F800
2 D800
                                                                                                                              0.0000
                                             0.0000
                                                                                                                                                         E800
                         0.0000
0.0000
0.0000
                                                                                                                                                     2 Fc00
                                                                                                                                                         Fc00
                                                                                                                                                         Dc00
```

Figure 3: Part A<sub>3</sub> results [A] and part A<sub>3</sub> instruction pattern [B].

4) For the fourth question, I utilized the below code to create an instruction stream that touched each cache block 8 times - producing 3 misses and 5 hits with memory access instructions. This produced a 38% miss rate, see Figure 3 for the results and instruction stream pattern sequence. I ran the simulation with the following syntax: gcc stream\_generator.c -o stream\_gen ./stream\_gen > stream\_gen.txt dineroIV -l1-isize 64K -l1-ibsize 32 -l1-dsize 64K -l1-ibsize 32 -l1-irepl l -l1-iassoc 4 -informat d < stream\_gen.txt.

```
int partFour(){
       long addr = oxoooooo;
       int i;
       for (i = 0; i < 256; i++){
            printf("1 P%xo \n", addr); // o = read data, 1 = write data
            printf("o F%xo \n", addr);
           printf("o P%xo \n", addr);
printf("o P%xo \n", addr);
printf("1 D%xo \n", addr);
8
9
            printf("o D%xo \n", addr);
            printf("o D%xo \n", addr);
11
            printf("o E%xo \n", addr);
12
            addr = addr + 32;
       return o;
15
16
```

Algorithm 4: Part A4

```
ght (C) 1997 NEC Research Institute, Inc. and Mark D.
ghts reserved.
ght (C) 1985, 1989 Mark D. Hill. All rights reserved
opyright option for details
                                                                                                                  bash-4.2$ head -n 100 stream gen.txt
                                                                                                                  0 F00
                                                                                                                  1 D00
                                                                                                                  0 D00
                                                                     0.0000
                                                                                     0.8600
                                    8.0000
                                                    6.0986
                                                                                                                  0 D00
                                                                                                                     E00
                                                                                                                     F400
                                                                                                                     F400
                                                                                                                  0 F400
                                                                                                                     F400
                                                                                                                     D400
                                                                                                                     D400
                                                                                                                     D400
                                    8
9.6098
                                                                                                                      F800
```

Figure 4: Part A4 results [A] and part A4 instruction pattern [B].

5) For the fifth question, I utilized two different instruction streams. The first stream uses a pattern to determine set-associativity, the results are place in Table 1. The set-associativity for the cache architecture may be inferred from miss rate. The higher miss rate refers to lower levels of associativity, whereas lower miss rate refers to higher levels of associativity. The pattern created to determine this is F F D F E D. For 4-way set associative, F, D, and E may be stored without overwriting each other; however, lower set-associativities will have some level of overlap.

Table 1: Set Associativity versus Miss Rate.

Associativity	Miss Rate
Direct-Mapped	100%
2-Way Set Associative	80%
4-Way Set Associative	60%

Next, I used the second instruction stream to determine the cache size, results are placed in Table 2. For the larger cache size, the values are less often overwritten. Addresses are increased up to 256 and then decremented down to 0 (repeated 8 times, totaling in 2048). 2048 is the largest amount of addresses available to be place in a 32KB cache size, 16B block size cache. A 32KB cache will have more hits because the cache is capable of holding more values, whereas the smaller cache sizes will overwrite information and the decrementing for-loop will not render "hits". The pattern of each instruction stream is provided in Figure 6.

```
int partFive_assoco() {
    long addr = oxoooooo;
    int i;
    for(i = o; i < 2048; i++) {
        printf("o P%xo \n", addr);
        printf("2 P%xo \n", addr);
}</pre>
```

Table 2: Cache Size versus Miss Rate.

Cache Size	Miss Rate
32 KB	78%
16 KB	89%
8 KB	95%
4 KB	97%
2 KB	99%




Figure 5: Part A5 cache size determination pattern [A] and part A5 association determination pattern [B].

```
printf("2 D%xo \n", addr);
printf("2 F%xo \n", addr);
printf("2 E%xo \n", addr);
printf("2 D%xo \n", addr);
8
9
10
            addr = addr + 32;
11
12
       return o;
13
14 }
15
16
  int partFive_size(){
17
       long addr = oxoooooo;
       int i;
18
       for (i = 0; i < 256; i++){
19
            printf("2 F%xo \n", addr);
20
            addr = addr + 32;
21
22
       for (i = 256; i > 0; i--){
23
            printf("2 F%xo \n", addr);
24
            addr = addr - 32;
25
       for (i = 0; i < 256; i++){
27
            printf("2 F%xo \n", addr);
28
            addr = addr + 32;
29
30
       for (i = 256; i > 0; i--){
            printf("2 F%xo \n", addr);
32
            addr = addr - 32;
33
34
       for (i = 0; i < 256; i++){
35
            printf("2 F%xo \n", addr);
36
            addr = addr + 32;
37
38
       for (i = 256; i > 0; i--){
39
            printf("2 F%xo \n", addr);
40
            addr = addr - 32;
41
42
43
       for (i = 0; i < 256; i++){
            printf("2 F%xo \n", addr);
44
            addr = addr + 32;
45
46
       for (i = 256; i > 0; i--)
47
            printf("2 F%xo \n", addr);
48
            addr = addr - 32;
49
50
       return o;
51
52
```

Algorithm 5: Part A5

6) Replacement algorithms determine which values are removed from the cache. The two types studied for this homework were LRU and FIFO. LRU means least recently used. This refers to removing the value with the least amount of accesses from the cache. An example is cleaning my garage: when I decide which items to throw out to make room for more items, I do not throw away the oldest thing necessarily. Rather, I throw away the least used item. However, FIFO stands for first in first out. This refers to removing the oldest value in the cache. This is similar to a tunnel: the first car to enter the tunnel will be the first car to exit the tunnel.

With these ideas, I assumed a 32KB cache size with a 16B block size and two-way set associative for simulating the cache. Following the concepts above, I created an instruction stream pattern that would render the two different replacement algorithms distinct. On the same line of cache, I added the following distinct elements: A B A C C B. For a LRU replacement algorithm, this results in miss, miss, hit, miss, hit and miss (67% miss rate). For a FIFO replacement algorithm, this results in miss, miss, hit, miss hit, and hit (50% miss rate).




Figure 6: Part A6 LRU results [A] and part A6 FIFO results [B] and part A6 instruction stream pattern [C].

```
printf("2 B%xo \n", addr);

return o;

3 }
```

Algorithm 6: Part A6

#### 2 PART B

#### 2.1 Cache Architecture Simulation

Description: For the next part of this assignment, using the trace provided as input to DineroIV, model an instruction cache and a data cache with a combined total cache space of 16KB (for a split cache, assume a 8KB instruction cache and a 8KB data cache. The block size should be varied (16B, 64B and 256B) and the associativity should be varied (2-way and 4-way). Model both split (separate instruction and data caches) and shared (all accesses go to a single cache that holds both instructions and data) caches. There are a total of 12 simulations. No other parameters should be varied. Graph the results you get from these experiments and discuss in detail why you see different trends in the graphs. Copy the trace file provided to the COE Linux system to run your study, but please gzip or compress the file when you are not using it.

#### 2.2 Solution

Tables 3, 4 and 5 contain the results from each of the 12 simulations. Additionally, Figure 7 shows the two graphs developed for the simulations. In regards to the split data and instruction cache architecture, the data cache decreased with accuracy between the 64B and 256B block size but increased with accuracy between the 16B and 64B block size. Furthermore, the instruction cache increased with accuracy as block size increased throughout the simulation. In regards to the combined cache, miss rate decreased with increasing block size. In both of these cache architectures, 4-way set associativity outperformed 2-way.

**Instr Cache Fetches** Simulation **Instr Cache Misses (Miss Rate%)** 16B block size, 2-way associativity 44658 (8%) 559159 64B block size, 2-way associativity 559159 20883 (3.7%) 256B block size, 2-way associativity 13487 (2.4%) 559159 16B block size, 4-way associativity 41276 (7.4%) 559159 64B block size, 4-way associativity 20496 (3.7%) 559159 256B block size, 4-way associativity 12864 (2.3%) 559159

**Table 3:** Split cache (8KB each) architecture simulations.

Table 4: Split cache (8KB each) architecture simulations.

Simulation	<b>Data Cache Fetches</b>	Data Cache Miss (Miss Rate %)
16B block size, 2-way associativity	467428	39810 (8.5%)
64B block size, 2-way associativity	467428	36140 (7.7%)
256B block size, 2-way associativity	467428	40879 (8.8%)
16B block size, 4-way associativity	467428	36015 (7.7%)
64B block size, 4-way associativity	467428	32670 (7%)
256B block size, 4-way associativity	467428	37820 (8.1%)

First, to discuss the set associativity. Higher set associativities are more complex but render a lower miss rate. This improvement in performance is due to the number of available blocks per cache line. In 2-way set associativity, there are only 2 blocks to avoid conflict; however, in 4-way set associativity, there are 4 open spaces per cache line. This change in architecture reduces memory stall cycles and average memory access time.

Table 5: Unified cache (16KB) architecture simulations.

Simulation	Cache Fetches	Cache Miss (Miss Rate %)
16B block size, 2-way associativity	1026587	79713 (7.8%)
64B block size, 2-way associativity	1026587	52744 (5.1%)
256B block size, 2-way associativity	1026587	47960 (4.6%)
16B block size, 4-way associativity	1026587	72590 (7.1%)
64B block size, 4-way associativity	1026587	46919 (4.6%)
256B block size, 4-way associativity	1026587	41449 (4%)

Second, to discuss the cache performance in regards to increased block size. Larger blocks take advantage of spatial locality; however, too large of blocks limits the number of available blocks in the cache which increases conflict misses. The instruction cache and combined cache benefited from the increased block size by increasing the spatial locality; however, the data cache in the split cache architecture maxed its benefits from block size at 64B. The increase in miss rate from 64B to 256B shows that the blocks became too large for the cache size and decreased the number of available blocks.

Third, to discuss the split versus combined cache architecture designs. The performance of the combined cache falls between the performances of the data cache and instruction cache in the split architecture. It is difficult to compare the results specifically to miss rate; however, more importantly, the performance may be compared based upon thrashing. Split cache design generally outperforms a combined cache design because it reduces the number of cache lines replacements. By separating instructions and data, the cache will not be frequently replacing cache lines to remove instructions for data or vice versa.




Figure 7: Part B split cache simulations [A] and part B combined cache simulations [B].

### 3 PART C

#### 3.1 Fetch Policy Comparison

Description: For the next part of this assignment, use the prefetching capabilities provided in dineroIV (the -Tfetch, -pfdist and -pfabort switches). Using the same trace used in part B, study the effects of different prefetching policies and report your results. Attempt to find the best prefetching policy and discuss why you feel this would be the best policy for the given workload.

#### 3.2 Solution

For part C, I assumed a split cache architecture design (8KB for the data cache and 8KB for the instruction cache) with 64B block size and 4-way set associativity. I automated this process by creating a bash script and saving the results to a csv file. I tested every option available for each switch. First, I evaluated the miss rate for the cache with each fetch policy individually. Next, I evaluated the miss rate for the cache with each prefetch distance option. For the prefetch distance, fetch policy could not be d, l or s so I tested the prefetch distance option from 0 to 100 with the a, m and t fetch policies. Finally, I evaluated the miss rate for the cache with each prefetch percentage option (0-100%). This switch required the fetch policy to be either a, m, t, l or s so I concurrently tested every prefetch percentage option with those different fetch policies.




Figure 8: Miss rate versus -Tfetch policy.

Figure 8 provides a visual table comparing the miss rates for each -Tfetch policy. The lowest miss rates for the instruction cache were seen in the always fetch and tagged fetch policies with 1.6% and 1.7% miss rates respectively, rendering a 0.1% difference. For data cache, the always fetch policy had a slightly higher miss rate then the tagged fetch policy, 7.3% and 7% miss rate respectively with a 0.3% difference. Therefore, the tagged policy outperformed all other fetch policies overall.

Figure 9 provides graphs representing the miss rate versus prefetch distance. For all fetch policies, increasing prefetch distance increased the miss rate for both the instruction and data caches. Prefetching refers to fetching the data before it is needed in a program in order to reduce or remove latency. Prefetching distance specifically refers to the distance away the program with prefetch the data. For this specific implementation, prefetching decreases programming accuracy from the stand-alone fetch option.

Figure 10 provides graphs representing the miss rate versus prefetch percentage. The -pfabort policy refers to the prefetch abort percentage. The miss rate increased in the instruction cache but decreased in the data cache for all fetch policies as the -pfabort value increased. While the data cache miss rate improved, it only improved by 0.1% in the tagged fetch policy from 0% to 100% prefetch, whereas the instruction cache miss rate increased by 2%. Due to the overall decline in accuracy, the fetch policy with 0% prefetch and 0 prefetch distance still outperforms other prefetch options. Factors that could cause this are the program may not consist of regular access pattern instructions or the prefetched blocks are not needed. These optimizations were performed on a cache with a LRU replacement algorithm - this specific replacement algorithm handles prefetched and demand blocks separately, eliminating the optimizations from prefetching.




Figure 9: Instruction cache miss rate versus -pfdist value [A] and data cache miss rate versus -pfdist value [B].




Figure 10: Instruction cache miss rate versus -pfabort value [A] and data cache miss rate versus -pfabort value [B]..

```
#!/bin/bash
 3 # Architecture Variables
      split_cache_size='8K'
  5 block_size='64'
 6 cache_level='1'
 7 assoco='4'
 9 ## Architecture general setup
10 ## dineroIV -l${cache_level}-isize ${split_cache_size} -l${cache_level}-ibsize ${block_size} -l${
                      cache_level}-dsize ${split_cache_size} -l${cache_level}-dbsize ${block_size} -l${cache_level}
                      }-iassoc ${assoco} -l${cache_level}-dassoc ${assoco} -l${cache_level}-ifetch $switch -l${
                      cache\_level\}-dfetch \ \$switch - informat \ d < trace \ | \ grep \ 'Demand \ miss \ rate' \ | \ awk \ ' \{print \ \$4\}' | \ awk \ ' \{print \ `awk \ ` \{print \ `awk \ `awk \ ` \{print \ `awk \ ` awk \ 
12 ## Option Key:
## C single character
## U unsigned decimal integer
_{15} ## N cache level (1 <= N <= 5)
## T cache type (u=unified, i=instruction, d=data)
# Add variable switches
# -IN-Tfetch C
                                                                           Fetch policy (d=demand, a=always, m=miss, t=tagged, l=load forward, s=
                      subblock) (default d)
switch_array = ( d a m t l s )
for switch in ${switch_array[@]}
                      echo -l${cache_level}-ifetch $switch -l${cache_level}-dfetch $switch
23
                      dineroIV - l${cache_level}-isize ${split_cache_size} - l${cache_level}-ibsize ${block_size} - l$
24
                      \label{level-desize} $$\{cache\_level\}-dsize $$\{split\_cache\_size\} -l$$\{cache\_level\}-dbsize $$\{block\_size\} -l$$\{block\_size\} -l$$\{cache\_level\}-dbsize $$\{block\_size\} -l$$\{cache\_size\} -l$$\{cache\_size\} -l$$\{cach
                      }-iassoc ${assoco} -l${cache_level}-dassoc ${assoco} -l${cache_level}-ifetch $switch -l${
                      cache_level}—dfetch $switch -informat d < trace | grep 'Demand miss rate' | awk '{print $4}'</pre>
25 done
# -lN-Tpfdist U
                                                                           Prefetch distance (in sub-blocks) (default 1)
28 # Note: switch will NOT work for "d" fetch policy, so check with all other fetch policies
general for ((switch=0;switch<=100;switch+=10));</pre>
      do
                      switch_array2=( a m t )
                      for switch2 in ${switch_array2[@]}
32
                                   echo -|${cache_level}-ifetch $switch2 -|${cache_level}-dfetch $switch2 -|${cache_level}-
34
                      ipfdist $switch -l${cache_level}-dpfdist $switch
                                   dineroIV -l${cache_level}-isize ${split_cache_size} -l${cache_level}-ibsize ${block_size}
                        -l${cache_level}-dsize ${split_cache_size} -l${cache_level}-dbsize ${block_size} -l${
                      cache_level}-iassoc ${assoco} -l${cache_level}-dassoc ${assoco} -l${cache_level}-ifetch
                      $switch2 - 1$ {cache_level} - dfetch $switch2 - 1$ {cache_level} - ipfdist $switch - 1$ {cache_level} -
                      dpfdist $switch -informat d < trace | grep 'Demand miss rate' | awk '{print $4}'
                     done
36
      done
37
<sup>39</sup> # −IN−Tpfabort U Prefetch abort percentage (0−100) (default 0)
40 # Note: switch will NOT work for "d" fetch policy, so check with all other fetch policies
for ((i=0; i \le 100; i+=10));
42
      do
                      switch_array2=( a m t l s )
                      for switch2 in ${switch_array2[@]}
44
45
                                   echo -l${cache_level}-ifetch $switch2 -l${cache_level}-dfetch $switch2 -l${cache_level}-
                      ipfabort $i -l${cache_level}-dpfabort $i
                                   \label{lem:level-isize} \\ \ dineroIV - l\$\{cache\_level\} - isize \ \$\{split\_cache\_size\} - l\$\{cache\_level\} - ibsize \ \$\{block\_size\} - l\$\{cache\_level\} - l\{block\_size\} - l\{block\_s
                        -l${cache_level}-dsize ${split_cache_size} -l${cache_level}-dbsize ${block_size} -l${
                      cache_level}-iassoc ${assoco} -l${cache_level}-dassoc ${assoco} -l${cache_level}-ifetch
```

Algorithm 7: Part C

#### 4 PART D

#### 4.1 Article Discussion

Description: Read that the attached HPCA paper on Last-Level Cache design. Then answer the following five questions: i.) Discuss the key points in this paper. ii.) Describe two of the experiments presented, and discuss the results. iii.) What did you learn about the workloads studied? vi.) How did cache size benefit or hurt applications with a high degree of data sharing? v.) What is OpenMP, and how do you use this infrastructure to write parallel programs?

#### 4.2 Solution

1) The HPCA paper provides a detailed study of data-sharing and chip-multiprocessor cache analysis. The researchers experimented on different multi-threaded data-mining bioinformatics workloads to determine amount of data cache sharing. This study utilizes a workload that exhibits the bioinformatics community needs, as it focuses on developing algorithms to mine large amounts of DNA, RNA and protein data [2]. The study exhibits the amount of data-sharing by different threads of the workload and the amount of accesses to the last-level cache to shared cache lines [2]. Additionally, the study shows a direct correlation between performance of shared caches and the amount of data sharing, investigating cache performance on workload with the number of threads [2].

2) One experiment was an application instruction profile. This experiment performed an dynamic instruction profile on each workload with four threads. Instructions were separated into categories, either memory or ALU instructions. Specifically, any instruction operating in memory was categorized as a memory instruction whereas instructions operating purely in a register file were categorized as a ALU instruction. This experiment determined that workloads consisted of about 43-65% memory instructions [2].

Another experiment was the workload L1/L2 cache behavior. The research gathered statistics on the L1 and L2 caches regarding accesses and misses for each workload. This experiment found that 80-95% of L1 cache misses also missed in the L2 cache. Furthermore, this implies that the workloads contain two data sets: a frequently used small set and a large set that doesn't fit in the L2 data cache [2].

- 3) I learned that these workloads were based on the needs of the bioinformatics community focusing in workloads that represent complex algorithms that mine data. Memory accesses dominated the workload instructions (43-65% of instructions) [2]. Additionally, the data sets were either frequently used small sets or large sets that extended passed the L1 and L2 cache [2]. The workloads varied in amount of data-sharing, some exhibiting high levels of data-sharing or very little such as SNP [2]. Furthermore, GeneNet, SEMPHY and SBM share data among two to four threads but PLSA only shares data among two or three threads [2].
- 4) The experiment found that data-sharing by workloads is a function of available cache size. This increases the importance of sharing a last-level cache. This cache improved performance most as a 32MB cache. This helped workloads with high level of shared-data by giving a shared cache to store and access data, lowering amount of costly jumps to main memory [2].
- 5) OpenMP is a programming interface that allows multi-platform shared memory programming. OpenMP can be utilized to create parallel programming workloads. Programming on OpenMP shares memory and data, and allows the developer to execute sections in parallel by creating threads for specified sections.

### 5 PART E

#### 5.1 Trends: Memory Stream versus Optimization

Description: In this part you will use the allcache.so Pin tool to study the relationship between a program, compiler optimizations, and memory behavior. Select any C program of your choice. You will need source code that you can compile and run on the COE system and can compile with gcc. You will find the allcache.so Pin tool in the /COEnet/Linux/pin-3.11/source/tools/Memory/objintel64 directory. Copy this tool to a directory that you have read/write access to. Then run the tool. You will see a large number of memory address values for both the instruction stream and the data stream. Now recompile your program applying different optimization switches, rerun the new binary with Pin, and compare the results. Try out 3 different compiler switch settings that generate a significant change in the memory stream. Plot these results and attempt to explain what trends you are seeing.

#### 5.2 Solution

For part E, I chose to study the relationship between compiler optimization and memory behavior on the Dhrystone Benchmark C program. I tested Dhrystone with three different optimization flags: -Oo, -O1, -O2, and -O3. The first optimization (-Oo) is the default optimization for GCC. This flag optimizes compilation time of a program, effectively decreasing compile time and memory usage but increasing code size and execution time. The second optimization (-O1) optimizes code size and execution time but increases compile time and memory usage. The third optimization (-O2) further improves execution time but also increases compile time. The fourth optimization (-O3) decreases execution time from -O2 but also increases compile time from -O2.

Figure 11 illustrates the differences in L1 hits/misses among four different optimizations. General trends among all optimizations are that the L1 instruction cache has a higher number of hits and the L1 data cache has a higher number of misses. Additionally, the number of hits in both caches decreases dramatically between the -O0 and the -O1 optimization, but only decreases slightly between the -O1, -O2 and -O3 optimizations. On the opposite side, the L1 instruction data cache miss number remains fairly stable between the -O0, -O1, and -O2 optimizations but increases dramatically between the -O2 and -O3 optimization. The L1 instruction and data cache hit number decreases but the number of misses remains stable between the -O0 to -O2 optimization flags. This shows that the program accesses the L1 cache less often for those specific optimizations. Optimization flags 1 and 2 improve program execution time, this includes rearranging program instructions to decrease the necessary number of accesses. While these flags do not improve the number of misses, they do require fewer memory accesses.

Figure 12 illustrates the differences in L2 and L3 hits/misses among the four different optimizations. While the higher optimization flags decrease the number of necessary memory accesses in the L1 cache, they also increase number of hits and decrease number of misses in the L2 cache. The number of hits remained stable but the number of misses decreased between -Oo and -O2. This further showed the decrease in number of accesses to the L2 cache (but an increase in accuracy in the L2 cache). However, there is a large increase in number of hits between -O2 and -O3. Between the -O2 and -O3 optimization flags, nine specific optimizations are turned on by gcc: -finline-functions, -funswitch-loops, -fpredictive-commoning, -fgcse-after-reload, -ftree-loop-vectorize, -ftree-slp-vectorize, -fvect-cost-model, -ftree-partial-pre and -fipa-cp-clone. Of this list, the two most important options that affect the memory accesses are -funswitch-loops and -fpredictive-commoning [1]. The -funswitch-loops moves loop invariant conditions out of loops, and -fpredictive-commoning reuses computations performed in previous loop iterations (especially memory loads and stores) [1]. This allows the compiler to rearrange and reuse instructions, particularly memory access instructions. Furthermore, this decreases the amount of cache misses. By rearranging instructions, the compiler avoids capacity and conflict misses. It avoids these misses by decreasing the number of

memory accesses (less information is re-writing to the cache). Finally, Level 3 cache has very little changes between the optimizations because most optimization affects are seen in L1 and L2 caches.




Figure 11: L1 Instruction versus data cache hits [A], L1 Instruction versus data cache misses [B].




Figure 12: L2 versus  $L_3$  unified cache hits [A],  $L_2$  versus  $V_3$  unified cache misses [B].

#### 6 **EXTRA CREDIT 1**

#### Cache Simulation

Description: Write your own simulator (you can modify the dineroIV source as a starting point) to implement a column associative cache, as described in the attached paper. Provide a working model that compiles and runs on the COE Linux system and report on the miss rate obtained when modeling a 8KB instruction cache with a 32B block size, that uses a column associative structure. Submit a copy of your code on Turnitin.

#### Solution 6.2

First, I implemented a direct-mapped cache as a proof of concept to compare results against DineroIV. The model simulates a 8KB instruction cache with a 32B block size and 32-bit addresses. Utilizing the provided trace file, my model produced a 7.2% miss rate which had a 1% difference compared to DineroIV, see Figure 13. This difference was small and could be contributed to rounding errors in the programs.

```
Results:
 Instruction Cache
 Description: 8192B cache size, 32B block size, 32-bit addresses, direct mapped
                       518793 (92.78 %)
                        40366 (7.22 %)
 Total Fetches:
                         559159
bash-4.2$
                                                                                                        0.0000
Demand Misses
Demand miss rate
                                                                                        0.0000
                                                                         0.0000
                                                                                                        0.0000
Multi-block refs
  es From Memory
Demand Fetches)
es To Memory
Demand Writes)
```

Figure 13: Results of my model with direct-mapped configuration [A], DineroIV results of a direct-mapped cache [B].

After I verified this proof of concept, I improved my direct-mapped cache to be a column associative cache. The results are in Figure 14. A column associative cache is built from a direct-mapped cache. During cache hits, the cache reacts the same, finding the cache block by index and comparing tag values. However, during a cache miss, a column associative cache will perform a second hashing function to check elsewhere for the value. If this is also a miss, the data will be brought to the secondary hash function location. If this data receives another cache hit, it will be brought to the primary direct-mapped cache block location. For my program, I simulated a column associative cache. The specific hashing function I utilized was bit switching. If the direct-mapped cache block resulted in a miss, the index's binary was flipped (i.e. 110 => 001). This hashing type improved the cache by approximately 1.1%.

```
bash-4.2$ gcc -std=c99 cache.c -o cache && ./cache trace
Welcome to La Cache - a Column Associative Cache Simulation
by Anna DeVries
5 November 2019
Results:
Instruction Cache
Description: 8192B cache size, 32B block size, 32-bit addresses, column associative
                525130 (93.91 %)
Cache Hits:
Cache Misses:
                 34029 (6.09 %)
Total Fetches:
                  559159
bash-4.2$ 🛚
```

Figure 14: Column-associative cache results.

```
Cache Simulation
          EECE 7352 - Computer Architecture
          by Anna DeVries
          5 November 2019
6
         Usage:
          ./cache <trace file>
9
          Trace File Format:
10
          LABEL = o read data
11
                            write data
                  = 1
12
                            instruction fetch
13
                  = 3
                           escape record (treated as unknown access type)
14
                         escape record (causes cache flush)
15
          o <= ADDRESS <= fffffffff where the hexadecimal addresses are NOT preceded by "ox."
16
17
         Example Trace File Formats:
18
19
          2 0 This is an instruction fetch at hex address o.
          o 1000 This is a data read at hex address 1000.
          1 70f60888 This is a data write at hex address 70f60888.
21
22
          Description:
23
         8KB instruction cache
24
         32B block size
25
          32-bit address
26
          Column associative structure
27
          Reports miss rate
                                          */
          Libraries to include
30 /*
                                          */
31 #include <stdio.h>
32 #include <stdlib.h>
33 #include <ctype.h>
34 #include <string.h>
35 #include <assert.h>
37 /*
      Global defines
38
    | Tag: 19 bits | Index: 8 bits | Byte Offset: 5 bits |
39
```

```
41 31
          13 12
                                    5 4
                                                            o
42 */
43 #define SIZE 8192
                                             /* cache size in bytes */
44 #define BSIZE 32
                                             /* block size in bytes */
45 #define ASIZE 32
                                             /* address size in bits */
46 #define OFFSET 5
                                             /* log10(BSIZE)/log10(2) */
                                             /* log10((SIZE/BSIZE))/log10(2) - o */
47 #define INDEX 8
                                             /* BSIZE - calc2 - calc1 */
48 #define TAG 19
50
51 /*
         Typedefs
                                             */
52 typedef struct Block_* Block;
53 typedef struct Cache_* Cache;
54 typedef struct Instruction_* Instruction;
56 /*
         Struct objects
57 // Block object
58 struct Block_{
      int tag;
59
62 // Cache object
63 struct Cache_{
      int hits, misses, size, bsize, lines;
      Block* blocks;
66 };
67
68 // Instruction object
69 struct Instruction_{
      int command;
      int addr;
71
      int tag, index, offset;
72
73 };
74
75 /*
          Utility functions
                                            */
76 Instruction create_instr(){
77
      // Variables
      Instruction instruction;
78
      // Allocate memory for instructions
80
       instruction = (Instruction) malloc(sizeof(struct Instruction_));
81
82
       if (instruction == NULL){
           printf("No memory allocated for cache.\n");
83
84
           return o;
85
86
87
      // Initalize instruction variables
88
       (*instruction).command = o;
89
       (*instruction).addr = o;
       (*instruction).tag = o;
91
       (*instruction).offset = o;
92
       (*instruction).index = o;
93
94
       return instruction;
95
96
97
  char *hex_to_binary(int address){
      // Variables
       Instruction instruction;
100
      char hex_buffer[9];
101
      char *bin_buffer = (char *)malloc(sizeof(char)*ASIZE);
103
      // Convert int address into a string
      sprintf(hex_buffer, "%x", address);
```

```
106
       strncpy(bin_buffer,"", sizeof(bin_buffer) - 1);
107
108
       // Convert string hex address to string binary
       for(int i = o; i < sizeof(hex_buffer); i++){</pre>
           if (hex_buffer[i] == 'o'){
               strcat(bin_buffer, "oooo");
112
           else if(hex_buffer[i] == '1'){
114
               strcat(bin_buffer, "ooo1");
116
           else if(hex_buffer[i] == '2'){
               strcat(bin_buffer, "0010");
118
119
           else if(hex_buffer[i] == '3'){
120
               strcat(bin_buffer, "0011");
           else if(hex_buffer[i] == '4'){
                strcat(bin_buffer, "0100");
124
125
           else if(hex_buffer[i] == '5'){
                strcat(bin_buffer, "o101");
128
           else if(hex_buffer[i] == '6'){
               strcat(bin_buffer, "0110");
131
           else if(hex_buffer[i] == '7'){
132
               strcat(bin_buffer, "0111");
134
           else if(hex_buffer[i] == '8'){
135
               strcat(bin_buffer, "1000");
136
137
           else if(hex_buffer[i] == '9'){
138
                strcat(bin_buffer, "1001");
139
140
           else if(hex_buffer[i] == 'a'){
141
                strcat(bin_buffer, "1010");
142
           else if(hex_buffer[i] == 'b'){
144
                strcat(bin_buffer, "1011");
145
146
           else if(hex_buffer[i] == 'c'){
               strcat(bin_buffer, "1100");
148
149
           else if(hex_buffer[i] == 'd'){
150
                strcat(bin_buffer, "1101");
152
           else if(hex_buffer[i] == 'e'){
               strcat(bin_buffer, "1110");
154
155
           else if(hex_buffer[i] == 'f'){
156
                strcat(bin_buffer, "1111");
157
158
159
       return bin_buffer;
161
162
163
   int binary_to_int(char *bin_buffer, int size){
       // Variables
165
       int sum = o;
166
       int base = 1;
167
       // Convert binary to integer
      for (int i = size - 1; i >= 0; i ---){
```

```
if (bin_buffer[i] == '1')
                sum += base;
            base = base * 2;
174
175
       return sum;
176
177
178
            Cache functions
                                                */
179
   Cache create(){
180
181
       /* Variables */
       Cache cache;
183
       /* Allocate memory for cache */
184
       cache = (Cache) malloc(sizeof(struct Cache_));
185
186
       if (cache == NULL) {
            printf("No memory allocated for cache.\n");
187
188
            return o;
189
190
       /* Initalize cache variables*/
192
       (*cache).hits = o;
193
       (*cache).misses = o;
194
       (*cache).size = SIZE;
       (*cache).bsize = BSIZE;
196
       (*cache).lines = SIZE / BSIZE;
197
       (*cache).blocks = (Block*) malloc(sizeof(Block) * (*cache).lines);
198
       assert((*cache).blocks != NULL);
199
200
       /* Initalize blocks */
201
       for (int i = o; i < (*cache). lines; i++){
202
            (*cache).blocks[i] = (Block) malloc(sizeof(struct Block_));
203
            assert((*cache).blocks[i] != NULL);
204
            (*(*cache).blocks[i]).tag = o;
205
206
       return cache;
208
209
210
   Cache destroy(Cache cache){
211
212
       free ((* cache). blocks);
       free (cache);
213
       cache = NULL;
214
216
       return cache;
217
218
   int play_with_cache(Cache cache, int offset, int index, int tag){
219
       // Variables
       Block block;
221
       Block new_block;
222
       int c, k;
223
       char new_index[INDEX];
224
       // Get block
226
       block = (*cache).blocks[index];
227
       // Compare block tag value with current tag at index
       // Hit
230
       if ((*block).tag == tag){
231
            (*cache).hits++;
233
            return 1;
```

```
// Miss
236
       else{
            // Block is empty, add value
238
            if((*block).tag == o){
                (*cache).misses++;
240
                (*block).tag = tag;
241
242
                return 1;
244
245
            // Block is full, try another hashing function
246
            // Hashing function = index bit-flipping
247
            // Convert index back to binary, and flip bits
248
           strncpy(new_index, "", sizeof(new_index) - 1);
249
250
            int i = 0;
251
            for(c = INDEX - 1; c >= 0; c--){
252
                k = index >> c;
253
254
                if (k & 1) {
                                               /* Replace 1 with o for flipped bits*/
255
                     strcat(new_index, "o");
257
                                               /* Replace o with 1 for flipped bits*/
258
                     strcat(new_index, "1");
259
                i++;
261
           }
262
263
            // Convert new_index binary string into integer
           int n_index = binary_to_int(new_index, INDEX);
265
266
267
           // Get new block
           new_block = (*cache).blocks[n_index];
269
270
           // Compare block tag value with current tag at index
271
272
            if ((*new_block).tag == tag){
273
                (*cache).hits++;
274
275
                // Switch block tags
276
                (*new_block).tag = (*block).tag;
277
                (*block).tag = tag;
278
279
                return 1;
280
281
           else{
282
                (*cache).misses++;
283
                (*new_block).tag = tag;
284
285
286
287
288
289
   /*
           Main function
                                               */
291
   int main(int argc, char **argv){
292
       // Intro
293
       printf("\nWelcome to La Cache - a Column Associative Cache Simulation\n");
       printf("by Anna DeVries\n");
295
       printf("5 November 2019\n\n");
296
297
       // Variables
       FILE *fp;
300
```

```
Cache cache;
301
       Instruction instruction;
302
       char line[100];
303
       char *bin_buffer;
305
       // Check arguments
306
       if(argc < 2){
307
           printf("Usage: ./cache <trace file >\n");
308
           printf("For help: ./cache — help \n");
309
           return o;
       // Check if help is requested
       if (strcmp(argv[1], "—help") == 0){
           printf("\nUsage: ./cache <trace file>\n\n");
316
           printf("Trace File Format:\nLABEL = o
                                                           read data\n= 1
                                                                                  write data\n= 2
       instruction fetch\n= 3
                                     escape record (treated as unknown access type)\n= 4
                                                                                                   escape
        record (causes cache flush)\no <= ADDRESS <= fffffffff where the hexadecimal addresses are
       NOT preceded by ox.\n\nExample Trace File Formats:\n2 o This is an instruction fetch at
       hex address o.\no 1000 This is a data read at hex address 1000.\n1 70f60888 This is a data
        write at hex address 70f60888.\n");
           printf("\nCache Simulation Description:\n");
318
           printf("%dB cache size, %dB block size, %d-bit addresses, column associative\n\n", SIZE,
       BSIZE, ASIZE);
           printf("\nCache simulation created by Anna DeVries\n");
320
           return o;
321
322
       // Open trace file
324
       fp = fopen(argv[1], "r");
325
326
       // Check trace file
       if(fp == NULL)
328
           printf("Error opening file.\n");
329
330
           return −1;
       // Initialize cache
334
       cache = create();
336
       // Initialize instruction
       instruction = create_instr();
338
339
       // Begin instruction flow
       // Grab instructions from each line
341
       while(fgets(line, sizeof(line), fp) != NULL){
342
           // Parse values into instruction object
343
           sscanf(line, "%d %x", &((*instruction).command), &((*instruction).addr));
344
345
           // Convert address to binary
346
           bin_buffer = hex_to_binary((*instruction).addr);
347
348
           // Format memory address
349
           // Format offset
350
           char *partial_offset = (char *)malloc(sizeof(char)*OFFSET);
           strncpy(partial_offset,"", sizeof(partial_offset) - 1);
           for (int i = OFFSET; i > o; i---){
353
               partial_offset[OFFSET - i] = bin_buffer[TAG + INDEX + OFFSET - i];
354
           // Convert binary to decimal int
356
357
           (*instruction).offset = binary_to_int(partial_offset, OFFSET);
358
           // Format index
359
```

```
char *partial_index = (char *)malloc(sizeof(char)*INDEX);
360
           strncpy(partial_index,"", sizeof(partial_index) - 1);
361
           for (int i = INDEX; i > o; i—){
362
               partial_index[INDEX - i] = bin_buffer[TAG + INDEX - i];
363
364
           // Convert binary to decimal int
365
           (*instruction).index = binary_to_int(partial_index, INDEX);
366
           // Format tag
368
           char *partial_tag = (char *)malloc(sizeof(char)*TAG);
369
           strncpy(partial_tag,"", sizeof(partial_tag) - 1);
for(int i = TAG; i > 0; i---){
371
               partial_tag[TAG - i] = bin_buffer[TAG - i];
372
           // Convert binary to decimal int
374
           (*instruction).tag = binary_to_int(partial_tag, TAG);
375
376
           // Check if command reads (o), writes (1) or fetches (2) data. Only concerned about
377
       instruction fetches.
           if ((*instruction).command == 2){
378
               play_with_cache(cache, (*instruction).offset, (*instruction).index, (*instruction).
       tag);
380
381
382
383
       // Print results
384
       int total = (*cache).hits + (*cache).misses;
385
       float hit_rate = ((float)(*cache).hits / (float)total) * 100;
       float miss_rate = ((float)(*cache).misses / (float)total) * 100;
387
388
       printf("\nResults: \n");
389
       printf ("-
                                                                          _\n");
390
       printf("Instruction Cache\n");
391
       392
        ', SIZE, BSIZE, ASIZE);
                               %d (%.2f %%)\n", (*cache).hits, hit_rate);
%d (%.2f %%)\n", (*cache).misses, miss_rate);
       printf("Cache Hits:
393
       printf("Cache Misses:
       printf("Total Fetches:
                                 %d\n\n", total);
395
396
397
       /* Gracefully terminate */
398
       fclose(fp);
399
       destroy(cache);
400
401
402
       return 1;
403
404
```

Algorithm 8: Extra Credit 1 Cache Simulation

#### EXTRA CREDIT 2

#### Pin Simulation

Description: Using Pin, develop a data cache model of a 8KB data cache that has a 32 byte line and is two-way set associative, and that uses as input an data address trace of Dhrystone. Change the number of iterations (i.e., the LOOPS constant) and compile with different levels of optimization. Discuss how these changes impact the cache hit rate.

#### 7.2 Solution

For this simulation, I utilized the dcache.so library from the pin tool. I ran the following code with different loop counts and optimizations on Dhrystone: pin -t dcache.so -c 8 -a 2 -b 32 - ./dry. The results for each optimization are in Tables 6, 7, 8, and 9.

First, the hit rate improved with increased loop counts. Dhrystone utilizes loops of mathematical equations to test computer performance. One downfall of Dhrystone, however, is that it may fit into a computer's cache - thus producing better results then the real-world workload may produce. This is illustrated in the loop counts. Higher loop counts produced more cache hits because the values were present in the cache prior and were not removed from the cache due to size constraints.

Second, while loop count 100000 produced more accurate results in the -Oo optimization, all other loop counts improved with greater optimizations. These optimizations improve hit rate by moving instructions around to reduce number of memory accesses and to de-conflict cache conflicts. Specifically, the -O3 optimization flag optimizes execution time and includes the -funswitch-loops and -fpredictive-commoning flags. These two flags move loop invariant conditions out of loops and reuse computations from previous loops. Both of these work together to decrease the number of memory accesses in the program. Fewer requests to cache result in fewer cache line overwrites and prevents misses.

Loop Count	Total Hits (Hit Rate %)	<b>Total Misses</b>
100000	33945543 (99.98%)	5904
500000	168796164 (99.55%)	756050
1000000	339046017 (100%)	6202
5000000	1680046295 (99.11%)	15005927
10000000	3390046037 (100%)	6184
50000000	16950046247 (100%)	5979

**Table 6:** -Oo optimization results.

**Table 7**: -O1 optimization results.

Loop Count	Total Hits (Hit Rate %)	<b>Total Misses</b>
100000	10044798 (99.93%)	6635
500000	50046252 (99.99%)	5949
1000000	100045088 (99.99%)	6350
5000000	500046305 (100%)	5906
10000000	1000045964 (100%)	6246
50000000	5000046316 (100%)	5897

Table 8: -O2 optimization results.

Loop Count	Total Hits (Hit Rate %)	<b>Total Misses</b>
100000	8045268 (99.92%)	6163
500000	40045574 (99.99%)	5 <sup>8</sup> 57
1000000	80045485 (99.99%)	5951
5000000	400045817 (100%)	6388
10000000	800046228 (100%)	5976
50000000	4000045789 (100%)	6418

Table 9: -O<sub>3</sub> optimization results.

<b>3</b> 1			
Loop Count	Total Hits (Hit Rate %)	<b>Total Misses</b>	
100000	6745594 (99.91%)	5838	
500000	33545550 (99.98%)	5882	
1000000	67045991 (99.99%)	6215	
5000000	335045994 (100%)	6212	
10000000	670046266 (100%)	5939	
50000000	3350045809 (100%)	6399	

#### REFERENCES

- [1] Options that control optimization. URL https://gcc.gnu.org/onlinedocs/gcc-4.9.2/gcc/ Optimize-Options.html. [Online; accessed 3-November-2019].
- [2] A. Jaleel, M. Mattina, and B. Jacob. Last Level Cache (LLC) Performance of Data Mining Workloads On a CMP - A Case Study of Parallel Bioinformatics Workloads.