
Cache Memory





Introduction What is a cache Mapping Exercises Simulation Performance



The Von Neumann Bottleneck








Spatial Locality: (Need for adjacent Data)

Temporal Locality: (Need to be close to data for some time)

```
int a={3,4,5,6,7,1,2,3,8,3}
total=0
for(int i=0; i<10;i++){
    total+=a[i]</pre>
```




<u>Cache</u> is a small amount of memory that's on the CPU itself or right next to it. It can provide the cpu with same of its speed.

- It stores a copy of info. From the main memory.
- CPU asks cache if yes (cache hit) if not (cache miss)
- The greater the cache hits \Rightarrow the greater the performance
- The greater the cache misses ⇒ the lower the performance

Mapping


What is a cache


Introduction





Exercises

Simulation










What is a cache

Introduction


Mapping

Exercises




Simulation

32 Blocks




Mapping

Exercises



Simulation

32 Blocks





(Each block has 4 bytes, and the cache has 8 Blocks in total)

Exercise:

Consider a 64 Blocks cache and a block size of 16 bytes and address length is 16 bits. To

which Block number does byte address Ox4B0 map?


Exercise Solution:

CacheSize is 64 blocks =
$$2^6$$
 \Rightarrow so the INDEX is 6 bits

BlockSize is 16 bytes =
$$2^4$$
 \Rightarrow so the OFFSET is 4 bits

Address is $(4B0)_{hex} = (0000010010110000)_2 \Rightarrow$ the length of the address is $16 \Rightarrow$ tag is 6 bits





Exercises

Simulation

Performance

Exercise:

Introduction

How many total bits are required for a direct-mapped cache with 16KB of data and 4-word

Mapping

blocks, assuming 32-bit address (word size=32 bits)?

What is a cache

g Exercises

Simulation

Exercise Solution:


BlockSize = 4 words =
$$4 \times (32 \text{ bits}) = 16 \text{ bytes} = 2^4 \Rightarrow \text{the OFFSET is } 4$$


CacheSize = 16kB, Blocksize = 16 bytes
$$\Rightarrow$$
 No. of blocks in cache = 16kB/16 = $2^{10} \Rightarrow$ the INDEX is 10 bits

Address =
$$TAG + INDEX + OFFSET \Rightarrow TAG = 32 - (10 + 4) = 18 bits$$

$$\Rightarrow$$
 Total bits in the cache = (BlockSizeinBits + validationBit + TAG) x (No. of Blocks)


$$= (128 + 1 + 18) \times 2^{10}$$









Request Byte Address






32 Blocks




4.



Request Byte Address



8 Blocks



32 Blocks




Request Byte Address

1000001

000	10	1	Mem(10000)
001		0	
010		0	
011	0 1	1	Mem(01011)
100		0	
101		0	
110		0	
111			

8 Blocks



32 Blocks

6.



Request Byte Address



000	10	1	Mem(10000)
001		0	
010		0	
011	0 1	1	Mem(01011)
100		0	
101		0	
10		0	
111		0	

8 Blocks

00000	
00011	
	1
01000	
04044	
01011	
10000	
10000	
40044	
10011	
11000	
11000	
	-
11011	
11011	
	-

32 Blocks

7.




Request Byte Address



000	10	1	Mem(10000)
001		0	
010		0	
011	0 1	1	Mem(01011)
100		0	
101		0	
110		0	
111		0	


8 Blocks




32 Blocks



Request Byte Address




8 Blocks



32 Blocks


Cache Performance







Cache Miss Categories (3Cs)

- Compulsory (First Access is always a miss)
- Capacity (program working set is larger than cache capacity)
- Conflict (several blocks are mapped to same block frame)







Exercise:


Consider a 64 Blocks 2-way associative cache and a block size of 16 bytes. To what Block number does byte address $(0x4B0)_{16}$ = $(0000010010110000)_2$ map to (assuming 16 bits address)?

Exercise Solution:


Consider a 64 Blocks 2-way associative cache and a block size of 16 bytes. To what Block number does byte address $(0x4B0)_{16}$ = $(0000010010110000)_2$ map (assuming 16 bits address)?

CacheSize is 64 blocks (2-ways) \Rightarrow so the is INDEX 5 bits which comes from 64/2 = 32 = 2^5

BlockSize is 16 bytes = 2^4 \Rightarrow so the OFFSET is 4 bits




Associative Cache 1-way set associative (direct mapping) validation tag 2-ways set associative validation validation tag tag #Sets ≠ #Blocks #Sets = #Blocks 8-ways set associative (fully associative)




#Sets = 1 (cacheIndex=0)

CacheSize = #Sets x Ways x #BlockSize



Cache Performance



Which cache organization reduces misses?

What type of misses can this organization reduce (compulsory, capacity, conflict)?

