


## Cache Memory






Request Byte Address






32 Blocks




4.



Request Byte Address



8 Blocks



32 Blocks




Request Byte Address

1000001

000	10	1	Mem(10000)
001		0	
010		0	
011	0 1	1	Mem(01011)
100		0	
101		0	
110		0	
111			

8 Blocks



6.



Request Byte Address



000	10	1	Mem(10000)
001		0	
010		0	
011	0 1	1	Mem(01011)
100		0	
101		0	
110		0	
111		0	

8 Blocks

00000	
00011	
01000	
01011	
10000	
10011	
11000	
11011	

32 Blocks

7.




Request Byte Address



000	10	1	Mem(10000)
001		0	
010		0	
011	0 1	1	Mem(01011)
100		0	
101		0	
110		0	
111		0	

8 Blocks




32 Blocks



Request Byte Address

0100011



0100000 01000 0100010 01011 10000 10011 11000 11011

Some

Data

Here


0100001

0100011

00000

32 Blocks

## Cache Performance






## Cache Miss Categories (3Cs)


- Compulsory (First Access is always a miss)
- Capacity (program working set is larger than cache capacity)
- Conflict (several blocks are mapped to same block frame)

## Associative Cache 1-way set associative (direct mapping) validation tag 2-ways set associative validation validation tag tag #Sets ≠ #Blocks #Sets = #Blocks 8-ways set associative (fully associative)




#Sets = 1 (cacheIndex=0)


CacheSize = #Sets x Ways x #BlockSize




Which cache organization reduces misses?

What type of misses can this organization reduce (compulsory, capacity, conflict)?








## Exercise:

Assume there are three small caches, each consisting of four one-word blocks. One cache is fully associative, a second is two-way set associative, and the third is direct mapped.

Find the number of misses for each cache organization, given the following sequence of block addresses: 0, 8, 0, 6, and 8. (16 bits address)

## Exercise Solution:

## Step 1






Request Byte Address

 $(0)_{10}$  =  $(0000000000000000)_2$ 





4-ways set associative (fully associative)

### Miss

Index = 2 bits Total no. misses = 1 Tag = 13 bits

Offset=1 bit

Offset=1 bit

Index = 1 bits

Tag = 14 bits

Offset=1 bit

Index = 0 bits

Tag = 15 bits


Miss

Total no. misses = 1

Miss

## **Exercise Solution:**


## Step 2





Request Byte Address

 $(8)_{10} = (000000000001000)_2$ 





Miss

Offset=1 bit Index = 2 bits

Tag = 13 bits

Offset=1 bit

Index = 1 bits

Tag = 14 bits


Offset=1 bit

Tag = 15 bits

Index = 0 bits

Total no. misses = 2


Total no. misses = 2





## **Exercise Solution:**

Step 3





Offset=1 bit Index = 2 bits

Tag = 13 bits

Offset=1 bit

Index = 1 bits

Tag = 14 bits

Offset=1 bit

Tag = 15 bits


Index = 0 bits

Total no. misses = 3




Request Byte Address

 $(0)_{10}$  =  $(00000000000000000)_2$ 



Hit


Total no. misses = 2



Hit

## Exercise Solution:


Step 4







Request Byte Address

(6)<sub>10</sub> = (0000000000000110)<sub>2</sub>







Miss

Offset=1 bit Index = 2 bits

Tag = 13 bits

Offset=1 bit

Index = 1 bits

Tag = 14 bits

Offset=1 bit

Tag = 15 bits

Index = 0 bits

Total no. misses = 4


Miss

Total no. misses = 3

Miss

## **Exercise Solution:**


Step 5






Request Byte Address

 $(8)_{10} = (000000000001000)_2$ 





Miss

Offset=1 bit Index = 2 bits

Tag = 13 bits

Offset=1 bit

Index = 1 bits

Tag = 14 bits

Offset=1 bit

Index = 0 bits

Tag = 15 bits

Total no. misses = 5


Hit


Total no. misses = 3


Hit


Which cache organization reduces misses?


What type of misses can this organization reduce (compulsory, capacity, conflict)?














32 Blocks




## • Write Hit • Write Through Cache Cache

# • Write Through Cache Cache Write Buffer








- + Simple Cache logic
- + Cache and memory consistent
- Many writes to memory (more bus traffic)





- + Fewer writes to memory
- Cache and memory inconsistent
- Requires dirty bit


















- + Cache and memory consistent
- More writes

+ Fewer writes










Average Memory Access Time

- AMAT = HitTime + MissRate × MissPenalty
- Small and Simple Cache

- Small:
  - Cache Size
- Simple:
  - Low Associativity





Average Memory Access Time


AMAT = HitTime + MissRate × MissPenalty


Cache


- Small: Small and Simple
- - Cache Size
  - Split Cache
- Simple:
  - Low Associativity
  - Split Cache 0




























## Intel Skylake CPU










https://en.wikipedia.org/wiki/Skylake\_(microarchitecture)



Source: https://en.wikichip.org/wiki/File:skylake\_core\_die.png







## Cache-Friendly Code

## Which of this functions has good locality?

```
int sum_array_rows(int a[M][N]) {
  int i, j, sum = 0;

  for (i = 0; i < M; i++)
     for (j = 0; j < N; j++)
        sum += a[i][j];
  return sum;
}</pre>
```

```
int sum_array_cols(int a[M][N]){
  int i, j, sum = 0;

  for (j = 0; j < N; j++)
    for (i = 0; i < M; i++)
      sum += a[i][j];
  return sum;
}</pre>
```

0,0	0,1	0,2
1,0	1,1	1,2
2,0	2,1	2,2

Programs with better locality will tend to have lower miss rates

0,0

0,1

0.2

1,0

1,1

1,2

2,0


2,1

2,2

## Exercise:

## (Core i7 CPU)

Address length (word size) = 48 bits, BlockSize = 64 Bytes) L1 write through, L2/L3 write back



## L1 (i-cache and d-cache)

Size= 32 KB

Associativity = 4-ways Access = 4 Cycles

## L2 Cache

Size= 256 KB
Associativity = 8-ways
Access = 11 Cycles

## L3 Cache

Size= 8 MB
Associativity = 16-ways
Access = 30-40 Cycles

How many bits is the index?

How many bits is the tag?