


Cache Memory

1-IF
2-ID
3-EX
4-Mem
5-WB





Instructions






The Von Neumann Bottleneck







Spatial Locality: (Need for adjacent Data)

Temporal Locality: (Need to be close to data for some time)

```
int a={3,4,5,6,7,1,2,3,8,3}
```

```
total=0
```


```
for(int i=0; i<10;i++){
```


```
    total+=a[i]
```





Cache is a small amount of memory that's on the CPU itself or right next to it. It can provide the cpu with same of its speed.



- It stores a copy of info. From the main memory.
- CPU asks cache if yes (**cache hit**) if not (**cache miss**)
- The greater the cache hits \Rightarrow the greater the performance
- The greater the cache misses \Rightarrow the lower the performance
















Request
Address

000	--	--	
001	--	--	
010	--	--	
011	--	--	
100	--	--	
101	--	--	
110	--	--	
111	--	--	

8 Blocks



Block Address		Offset
Tag	index	

Pattern	Frequency
00000	4
00011	3
01000	4
01011	3
10000	4
10011	3
11000	4
11011	3

32 Blocks


Request
Address

000	--	--	
001	--	--	
010	--	--	
011	--	--	
100	--	--	
101	--	--	
110	--	--	
111	--	--	

8 Blocks

Block Address		Offset
Tag	index	

Given ByteAddress (0x59), find its location in cache (which block address)?
(Each block has 4 bytes, and the cache has 8 Blocks in total)



32 Blocks

Exercise:


Consider a 64 Blocks cache and a block size of 16 bytes and address length is 16 bits. To which Block number does byte address 0x4B0 map?


Exercise Solution:

CacheSize is 64 blocks = 2^6 \Rightarrow so the INDEX is 6 bits

BlockSize is 16 bytes = 2^4 \Rightarrow so the OFFSET is 4 bits

Address is $(4B0)_{\text{hex}} = (0000010010110000)_2 \Rightarrow$ the length of the address is 16 \Rightarrow tag is 6 bits





Exercise:

How many total bits are required for a direct-mapped cache with 16KB of data and 4-word blocks, assuming 32-bit address (word size=32 bits)?

Exercise Solution:

BlockSize = 4 words = $4 \times (32 \text{ bits}) = 16 \text{ bytes} = 2^4 \Rightarrow$ the OFFSET is 4

CacheSize = 16kB, Blocksize = 16 bytes \Rightarrow No. of blocks in cache = $16\text{kB}/16 = 2^{10} \Rightarrow$ the INDEX is 10 bits

Address = TAG + INDEX + OFFSET \Rightarrow TAG = $32 - (10 + 4) = 18$ bits



\Rightarrow Total bits in the cache = (BlockSizeinBits + validationBit + TAG) \times (No. of Blocks)

$$= (128 + 1 + 18) \times 2^{10}$$

$$= 147 \text{ kbits}$$



Request Byte
Address



Bytes within
the block

1-Initial State

Request Byte
Address

000	--	--	
001	--	--	
010	--	--	
011	--	--	
100	--	--	
101	--	--	
110	--	--	
111	--	--	

8 Blocks

00000	
00011	
01000	
01011	
10000	
10011	
11000	
11011	

32 Blocks

2.



Request Byte
Address

0101110



000	--	0	
001	--	0	
010	--	0	
011	--	0	
100	--	0	
101	--	0	
110	--	0	
111	--	0	

8 Blocks



32 Blocks

0101100
0101101
0101110
0101111

Some
Data
Here

3.

Request Byte
Address


0101110

000	--	0	
001	--	0	
010	--	0	
011	0 1	1	Mem(01011)
100	--	0	
101	--	0	
110	--	0	
111	--	0	

8 Blocks

00
01
10
11

Some
Data
Here



32 Blocks

4.

Request Byte
Address

1000001

Cache Miss

000	--	0	
001	--	0	
010	--	0	
011	0 1	1	Mem(01011)
100	--	0	
101	--	0	
110	--	0	
111	--	0	

8 Blocks

00000	
00011	
01000	
01011	
10000	
10011	
11000	
11011	

32 Blocks


5.

Request Byte
Address

1000001

000	1 0	1	Mem(10000)
001	--	0	
010	--	0	
011	0 1	1	Mem(01011)
100	--	0	
101	--	0	
110	--	0	
111	--	0	

8 Blocks



32 Blocks

7.


Request Byte
Address

0100011



000	1 0	1	Mem(10000)
001	--	0	
010	--	0	
011	0 1	1	Mem(01011)
100	--	0	
101	--	0	
110	--	0	
111	--	0	

8 Blocks



7.


Request Byte
Address

0100011

000	01	1	Mem(01000)
001	--	0	
010	--	0	
011	01	1	Mem(01011)
100	--	0	
101	--	0	
110	--	0	
111	--	0	

8 Blocks

replace



Cache Performance

$$\text{MissRate} = \# \text{CacheMisses} / \# \text{CacheAccesses}$$

Average Memory
Access Time



The diagram shows the formula $AMAT = HitTime + MissRate \times MissPenalty$ enclosed in a dashed rectangular box. An arrow points from the text 'Average Memory Access Time' to the 'AMAT' term. Another arrow points from the 'MissRate' term in the formula above to the 'MissRate' term in the formula inside the box.

$$AMAT = HitTime + MissRate \times MissPenalty$$


$$AMAT = HitTime + MissRate \times MissPenalty$$

$$MissRate = \#CacheMisses / \#CacheAccesses$$


Cache Miss Categories (3Cs)

- Compulsory (First Access is always a miss)
- Capacity (program working set is larger than cache capacity)
- Conflict (several blocks are mapped to same block frame)

Associative Cache




Associative Cache



8 Blocks

2-way set associative


```
int a={3,4,5,6,2,8,9,1}
int b={5,7,1,8,2,4,3,7}
product=0
for(int i=0; i<10;i++){
    product+=a[i]*b[i]
```



Associative Cache



Request Address




8 Blocks

2-way set associative

Block Address		Offset
Tag	index	

Given ByteAddress (0x59), find its location in cache (which block address)?
(Each block has 4 bytes, and the cache is 2-way set associative and has 4 sets in total)



32 Blocks

Exercise:

Consider a 64 Blocks 2-way associative cache and a block size of 16 bytes. To what Block number does byte address $(0x4B0)_{16} = (0000010010110000)_2$ map to (assuming 16 bits address)?


Exercise Solution:

Consider a 64 Blocks 2-way associative cache and a block size of 16 bytes. To what Block number does byte address $(0x4B0)_{16} = (0000010010110000)_2$ map (assuming 16 bits address)?

CacheSize is 64 blocks (2-ways) \Rightarrow so the is INDEX 5 bits which comes from $64/2 = 32 = 2^5$


BlockSize is 16 bytes $= 2^4$ \Rightarrow so the OFFSET is 4 bits

Address is $(0x4B0)_{16} = (0000010010110000)_2$




Associative Cache

2-ways set associative




#Sets \neq #Blocks

1-way set associative
(direct mapping)



#Sets = #Blocks

8-ways set associative
(fully associative)



#Sets = 1
(cacheIndex=0)


$$\text{CacheSize} = \text{\#Sets} \times \text{Ways} \times \text{\#BlockSize}$$

Associative Cache



Request Byte Address

tag	index	offset
-----	-------	--------



Cache Performance

$$\text{MissRate} = \# \text{CacheMisses} / \# \text{CacheAccesses}$$

Average Memory
Access Time



The diagram shows the formula $AMAT = HitTime + MissRate \times MissPenalty$ enclosed in a dashed rectangular box. An arrow points from the text 'Average Memory Access Time' to the 'AMAT' term. Another arrow points from the 'MissRate' term in the formula above to the 'MissRate' term in this formula.

$$AMAT = HitTime + MissRate \times MissPenalty$$

Associative Cache

Which cache organization reduces misses?

What type of misses can this organization reduce (compulsory, capacity, conflict) ?

