




NCDC

NUST CHIP DESIGN CENTRE

Digital Logic Design


Introduction




Digital Logic Design

Foundation of digital electronics, focusing on the design and analysis of digital circuits that process binary data (0s and 1s).

Importance and Motivation




- Microelectronic technologies have revolutionized our world: cell phones, internet, rapid advances in medicine, etc.
- The semiconductor industry has grown tremendously and is expected to reach \$1 Trillion till 2030.



Note: A = Actual, E = Estimate, P = Prediction.


The Digital Revolution



- Integrated Circuit: Many digital operations on the same material




Vacuum tubes




ENIAC

(Electronic Numerical Integrator And Computer)



(1.6 x 11.1 mm)

Integrated Circuit




Moore's Law

WWII


1949

1965


The Digital Revolution





- Integrated Circuit: Growth in computational power and complexity of digital circuits.



Building complex circuits



Transistor



Technology Trends: Moore's Law




Moore's Law: The number of transistors on microchips doubles every two years

Our World
in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.

Transistor count





Data source: Wikipedia (wikipedia.org/wiki/Transistor_count)

OurWorldinData.org – Research and data to make progress against the world's largest problems.

Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

Level of Abstractions



focus of this course

Application Software	programs
Operating Systems	device drivers
Architecture	instructions registers
Micro-architecture	datapaths controllers
Logic	adders memories
Digital Circuits	AND gates NOT gates
Analog Circuits	amplifiers filters
Devices	transistors diodes
Physics	electrons


Coordination of many *levels of abstraction*

Objectives of this Course




- Learn the fundamental principles of digital design and Boolean logic.
- Learn to systematically debug increasingly complex digital circuits.
- Design and implement combinational and sequential logic circuits.
- Develop skills in using hardware description languages (HDLs) such as Verilog / System Verilog for circuit design and simulation.
- Gain hands-on experience in building digital systems.
- Develop problem-solving skills for real-world applications in embedded systems, automation, and computer architecture.


Overall Picture



Data Path Subsystem





Control Subsystem




CLK: Synchronizing Clock

Combinational Logic vs Sequential Network



Combinational logic:

$$y_i = f_i(x_1, \dots, x_n)$$




Sequential Networks

1. Memory
2. Time Steps (Clock)


$$y_i^t = f_i(x_1^t, \dots, x_n^t, s_1^t, \dots, s_m^t)$$

$$s_i^{t+1} = g_i(x_1^t, \dots, x_n^t, s_1^t, \dots, s_m^t)$$

Scope



- Number System
- Combinational Circuits
- Sequential Circuits
- System Verilog Basics
- Finite State Machine
- Communication protocols
- Timing Analysis



Number System

Number System



Decimal	Binary	Octal	Hexadecimal
0	0000	0	0
1	0001	1	1
2	0010	2	2
3	0011	3	3
4	0100	4	4
5	0101	5	5
6	0110	6	6
7	0111	7	7

Decimal	Binary	Octal	Hexadecimal
8	1000	10	8
9	1001	11	9
10	1010	12	A
11	1011	13	B
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F

Number System Conversion



Conversion of number $(45)_{10}$ & $(26.75)_{10}$

Base 2 (Binary)	Base 2 (Binary) Fractional	Base 8 (Octal)	Base 16 (Hexadecimal)
$45 \div 2 = 22$ rem 1 $22 \div 2 = 11$ rem 0 $11 \div 2 = 5$ rem 1 $5 \div 2 = 2$ rem 1 $2 \div 2 = 1$ rem 0 $1 \div 2 = 0$ 1 (stop, quotient is 0)	$26 \div 2 = 13$ rem 0 $13 \div 2 = 6$ rem 1 $6 \div 2 = 3$ rem 0 $3 \div 2 = 1$ rem 1 $1 \div 2 = 0$ rem 1 $0.75 \times 2 = 1.50$ $0.50 \times 2 = 1.00$	$45 \div 8 = 5$ rem 5 $5 \div 8 = 0$ rem 5 (stop, quotient is 0)	$45 \div 16 = 2$ rem 13(D) $2 \div 16 = 0$ rem 2 (stop, quotient is 0)
$(101101)_2$	$(11010.11)_2$	$(55)_8$	$(2D)_{16}$

Number System Conversion




$$N = d_k \cdot B^k + d_{k-1} \cdot B^{k-1} + \dots + d_1 \cdot B^1 + d_0 \cdot B^0$$

Base	Computation in Base 10	Result
$(101101)_2$	$1 \cdot 2^5 + 0 \cdot 2^4 + 1 \cdot 2^3 + 1 \cdot 2^2 + 0 \cdot 2^1 + 1 \cdot 2^0$	45
$(11010.11)_2$	$1 \cdot 2^4 + 1 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 + 1 \cdot 2^{-1} + 1 \cdot 2^{-2}$	26.75
$(55)_8$	$5 \cdot 8^1 + 5 \cdot 8^0$	45
$(2D)_{16}$	$2 \cdot 16^1 + 13 \cdot 16^0$	45

Codes (ASCII / BIN / HEX / OCT / DEC)




DEC	OCT	HEX	BIN	Symbol	DEC	OCT	HEX	BIN	Symbol	DEC	OCT	HEX	BIN	Symbol
<u>0</u>	000	00	00000000	NUL	<u>114</u>	162	72	01110010	r
<u>1</u>	001	01	00000001	SOH	<u>101</u>	145	65	01100101	e	<u>115</u>	163	73	01110011	s
<u>2</u>	002	02	00000010	STX	<u>102</u>	146	66	01100110	f	<u>116</u>	164	74	01110100	t
<u>3</u>	003	03	00000011	ETX	<u>103</u>	147	67	01100111	g	<u>117</u>	165	75	01110101	u
<u>4</u>	004	04	00000100	EOT	<u>104</u>	150	68	01101000	h	<u>118</u>	166	76	01110110	v
<u>5</u>	005	05	00000101	ENQ	<u>105</u>	151	69	01101001	i	<u>119</u>	167	77	01110111	w
<u>6</u>	006	06	00000110	ACK	<u>106</u>	152	6A	01101010	j	<u>120</u>	170	78	01111000	x
<u>7</u>	007	07	00000111	BEL	<u>107</u>	153	6B	01101011	k	<u>121</u>	171	79	01111001	y
<u>8</u>	010	08	00001000	BS	<u>108</u>	154	6C	01101100	l	<u>122</u>	172	7A	01111010	z
<u>9</u>	011	09	00001001	HT	<u>109</u>	155	6D	01101101	m	<u>123</u>	173	7B	01111011	{
<u>10</u>	012	0A	00001010	LF	<u>110</u>	156	6E	01101110	n	<u>124</u>	174	7C	01111100	
...	<u>111</u>	157	6F	01101111	o	<u>125</u>	175	7D	01111101	}
...	<u>112</u>	160	70	01110000	p	<u>126</u>	176	7E	01111110	~
...	<u>113</u>	161	71	01110001	q	<u>127</u>	177	7F	01111111	DEL




Combinational Circuit

What is a combinational circuit?




- No memory
- Realizes one or more functions
- Inputs and outputs can only have two discrete values
 - Physical domain (usually, voltages) (0V, 5V)
 - Mathematical domain : Boolean variables (true or false)

Combinational Logic: Scope




- Description
 - Language: C Programming, Verilog, VHDL, SystemVerilog
 - Boolean algebra
 - Truth table
- Design
 - Schematic Diagram
 - Inputs, Gates, Nets, Outputs
- Goal
 - Validity: correctness, turnaround time
 - Performance: power, timing, cost
 - Testability: yield, diagnosis, robustness

Representations of Digital circuits



Schematic



Truth Table

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Boolean Expression

$$Y = A.B$$



Truth Tables


Truth Tables/Boolean Function




How many combinations
for a 4-input devices?

a	b	c	d	y
0	0	0	0	F(0,0,0,0)
0	0	0	1	F(0,0,0,1)
0	0	1	0	F(0,0,1,0)
0	0	1	1	F(0,0,1,1)
0	1	0	0	F(0,1,0,0)
0	1	0	1	F(0,1,0,1)
0	1	1	0	F(0,1,1,0)
0	1	1	1	F(0,1,1,1)
1	0	0	0	F(1,0,0,0)
1	0	0	1	F(1,0,0,1)
1	0	1	0	F(1,0,1,0)
1	0	1	1	F(1,0,1,1)
1	1	0	0	F(1,1,0,0)
1	1	0	1	F(1,1,0,1)
1	1	1	0	F(1,1,1,0)
1	1	1	1	F(1,1,1,1)

TT Examples:



2-bit adder




A	B	C
a_1a_0	b_1b_0	$c_2c_1c_0$
00	00	000
00	01	001
00	10	010
00	11	011
01	00	001
01	01	010
01	10	011
01	11	100
10	00	010
10	01	011
10	10	100
10	11	101
11	00	011
11	01	100
11	10	101
11	11	110

XOR

a	b	y
0	0	0
0	1	1
1	0	1
1	1	0



a	y
0	b
1	\bar{b}




Logic Gates

Logic Gates (Schematics + Truth Table)




Buffer



Input	Output
0	0
1	1

Inverter



Input	Output
0	1
1	0

AND



A	B	Output
0	0	0
1	0	0
0	1	0
1	1	1

NAND



A	B	Output
0	0	1
1	0	1
0	1	1
1	1	0

OR



A	B	Output
0	0	0
1	0	1
0	1	1
1	1	1

NOR



A	B	Output
0	0	1
1	0	0
0	1	0
1	1	0

XOR



A	B	Output
0	0	0
1	0	1
0	1	1
1	1	0

XNOR




A	B	Output
0	0	1
1	0	0
0	1	0
1	1	1

2-input gates extend to n-inputs



- N-input XOR is the only one which isn't so obvious
- It's actually simple...
 - XOR is a 1 iff the # of 1s at its input is odd




A	B	C	X
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



Boolean Algebra

Boolean Algebra




- George Boole, 19th Century mathematician
- Developed a mathematical system (algebra) involving logic
 - later known as “Boolean Algebra”

Similar to regular algebra but defined on sets with three basic ‘logic’ operations:



- | | | |
|------------------|-----------------|-------------------|
| 1. Intersection: | AND (2-input); | Operator: \cdot |
| 2. Union: | OR (2-input); | Operator: $+$ |
| 3. Complement: | NOT (1-input); | Operator: $'$ $-$ |


Boolean Functions




For two Boolean variables X and Y with $X=1$, $Y=0$,

- what is function $F(X,Y)=X+Y$?
- what is function $F(X,Y)=X+X+Y$?
- what is function $F(X,Y)=X+X.Y$?
- what is function $F(X,Y)=(X+Y').Y$?

Boolean Algebra for Logic



Cost: #gates, #nets, #pins



Schematic Diagram:

5 primary inputs

1 primary output

4 gates (3 ANDs, 1 OR)

9 signal nets

12 pins

Boolean Algebra:

5 variables

1 expression



4 operators (3 ANDs, 1 OR)

5 literals

Truth Table → Schematic → Boolean Expression

3-input majority circuit:


a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



$$y = a \cdot b + a \cdot c + b \cdot c$$

$$y = ab + ac + bc$$

BA: Circuit & Algebraic Simplification




original circuit

$$\downarrow$$
$$y = ab + a + c$$


equation derived from original circuit

$$\downarrow$$
$$ab + a + c$$
$$= a(b + 1) + c$$
$$= a(1) + c$$
$$= a + c$$

algebraic simplification



simplified circuit



Laws of Boolean Algebra

Laws of Boolean Algebra



$$x \cdot \bar{x} = 0$$

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$

$$x \cdot x = x$$

$$x \cdot y = y \cdot x$$

$$(xy)z = x(yz)$$

$$x(y + z) = xy + xz$$

$$xy + x = x$$

$$\overline{x \cdot y} = \bar{x} + \bar{y}$$

$$x + \bar{x} = 1$$

$$x + 1 = 1$$

$$x + 0 = x$$

$$x + x = x$$

$$x + y = y + x$$

$$(x + y) + z = x + (y + z)$$

$$x + yz = (x + y)(x + z)$$

$$(x + y)x = x$$

$$\overline{(x + y)} = \bar{x} \cdot \bar{y}$$

complementarity
laws of 0's and 1's
identities
idempotent law
commutative law
associativity
distribution
uniting theorem
DeMorgan's Law

Consensus Theorem




- $AB + AC + B'C$
 $= AB + B'C$

- $(A+B)(A+C)(B'+C)$
 $= (A+B)(B'+C)$



Exercise: to prove the reduction using

- (1) Venn Diagrams,
- (2) Boolean algebra,
- (3) Logic simulation and
- (4) Shannon's expansion


Consensus Theorem: Venn Diagrams



$$AB + AC + B'C \Rightarrow AB + B'C$$



Consensus Theorem: Boolean Algebra



$$AB+AC+B'C \Rightarrow AB+B'C$$

$$AB+AC+B'C$$

$$=AB+AC1+B'C$$

$$=AB+AC(B+B')+B'C$$

$$=AB+ABC+AB'C+B'C$$

$$=AB(1+C)+(A+1)B'C$$

$$=AB+B'C$$

identity

complementary

distribution

Law of 1's

Consensus Theorem: Logic Simulation



$$f(A,B,C) = AB+AC+B'C$$

$$g(A,B,C) = AB+B'C$$

A	B	C	AB	AC	B'C	f	g
0	0	0	0	0	0		
0	0	1	0	0	1		
0	1	0	0	0	0		
0	1	1	0	0	0		
1	0	0	0	0	0		
1	0	1	0	1	1		
1	1	0	1	0	0		
1	1	1	1	1	0		

Consensus Theorem: Shannon's Expansion



- Divide a function into smaller functions
- Pick a variable x , partition the switching function into two cases: $x=1$ and $x=0$
 - $F(x,y,z,\dots) = xF(x=1,y,z,\dots) + x'F(x=0,y,z,\dots)$

$$F(A,B,C): AB+AC+B'C \Rightarrow AB+B'C$$

$$\begin{aligned} F(A,B,C) &= BF(A,1,C) + B'F(A,0,C) \\ &= B(A.1+AC+0.C) + B'(A.0+AC+1.C) \\ &= B(A+AC) + B'(AC+C) \\ &= BA(1+C) + B'C(1+A) \\ &= AB + B'C \end{aligned}$$



Canonical Forms

Canonical Form



A **canonical form** of a Boolean expression is a standardized way of writing it using either **minterms** (Sum of Products - SOP) or **maxterms** (Product of Sums - POS). It ensures a **unique** representation of the Boolean function.

$$F = \sum m \text{ (sum of minterms)}$$

$$F = \prod M \text{ (product of maxterms)}$$

Minterm and Maxterm



Id	a	b	c	out
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

$a' b c$

$a+b+c$

$a+b+c'$

$a+b'+c$

$a'+b+c$

$a b' c$


$a b c'$

$a b c$

$$f_2(a,b,c) = (a+b+c)(a+b+c')(a+b'+c)(a'+b+c)$$

$$f_2(a,b,c) = M_0 M_1 M_2 M_4 = \prod M(0,1,2,4)$$

maxterm




$$f_1(a,b,c) = a'bc + ab'c + abc' + abc$$


$$f_1(a,b,c) = m_3 + m_5 + m_6 + m_7 = \sum m(3,5,6,7)$$

minterm

Canonical Form: Example



	abc	y
$\bar{a} \cdot \bar{b} \cdot \bar{c}$	000	1
$\bar{a} \cdot \bar{b} \cdot c$	001	1
	010	0
	011	0
$a \cdot \bar{b} \cdot \bar{c}$	100	1
	101	0
$a \cdot b \cdot \bar{c}$	110	1
	111	0




Sum-of-products (SoP)
(ORs of ANDs)

$$y = \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + a\bar{b}\bar{c} + ab\bar{c}$$

What is the Product-of-sum (PoS)?

Canonical Form: Example




$$\begin{aligned}y &= \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + a\bar{b}\bar{c} + ab\bar{c} \\&= \bar{a}\bar{b}(\bar{c} + c) + a\bar{c}(\bar{b} + b) \\&= \bar{a}\bar{b}(1) + a\bar{c}(1) \\&= \bar{a}\bar{b} + a\bar{c}\end{aligned}$$

distribution

complementarity

identity




What We have discussed So Far:



- Number System
- Combinational Logic
 - Circuit representations
 - Interconversion between various forms of representations
 - Boolean laws and reductions of Boolean expressions
 - Consensus theorem for digital circuits and expression
- General overflow of the system
 - Description
 - Schematics
 - Cost

Implementation



- Specification → Schematic Diagram, Net list, Boolean expression
- Obj min cost → Search in solution space (max performance)
- Cost: wires, gates → Literals, product terms, sum terms

For two level logic (sum of products or product of sums), we want to minimize # of terms, and # of literals.

Implementation: Specification \Rightarrow Logic Diagram




Flow 1:

1. Specification
2. Truth table
3. Sum of products (SOP) or product of sums (POS) canonical form
4. Reduced expression using Boolean algebra
5. Schematic diagram

Flow 2:

1. Specification
2. Truth Table
3. Karnaugh Map (truth table in two dimensional space)
4. Reduce using K-Maps
5. Reduced expression (SOP or POS)
6. Schematic diagram



Karnaugh Maps

Karnaugh Maps



- Alternative to truth-tables to help visualize adjacencies
 - Guide to applying the uniting theorem - On-set elements with only one variable changing value are adjacent unlike in a linear truth-table

B \ A	0	1
	0 1 2 1	1 0 3 0

A	B	F
0	0	1
0	1	0
1	0	1
1	1	0

- Numbering scheme based on Gray-code
 - □ e.g., 00, 01, 11, 10 (only a single bit changes in code for adjacent map cells)

3-variable
K-map

C \ AB		A			
		00	01	11	10
0	0	0	2	6	4
	1	1	3	7	5
		B			

CD \ AB	00	01	11	10
	0 4 12 8	1 5 13 9	3 7 15 11	2 6 14 10

4-variable
K-map

K-Map Examples



		A			
A B		00	01	11	10
Cin	0	0	0	1	0
	1	0	1	1	1

Groupings: A (cells 11, 10), B (cells 01, 11), and a wrap-around group (cells 11, 10, 01, 00).

Cout =

		A			
AB		00	01	11	10
C	0	1	0	0	1
	1	0	0	1	1
		B			

$$F(A,B,C) = \sum m(0,4,5,7)$$

F =

		A			
		00	01	11	10
C	AB	00	01	11	10
		00	01	11	10
0		0	0	1	1
1		0	0	1	1

Groupings: A (cells 11, 10), B (cells 01, 11), and a wrap-around group (cells 11, 10, 01, 00).

F(A,B,C) =


AB		A			
		00	01	11	10
C	0	0	1	1	0
	1	1	1	0	0

Diagram illustrating a 2x4 Karnaugh map for variables A, B, and C. The map is organized into a 2x4 grid. The columns are labeled AB (00, 01, 11, 10) and the rows are labeled C (0, 1). The cells contain the values of the function f(A, B, C). The map shows two groups of 1s: a group of four 1s (A=0, B=1) and a group of four 1s (A=1, B=0).


F' simply replace 1's with 0's and vice versa

$$F'(A,B,C) = \sum m(1,2,3,6) =$$

Four Variable Karnaugh Map



$$F(A,B,C,D) = \sum m(0,2,3,5,6,7,8,10,11,14,15)$$



Five Variable Karnaugh Map



A=0

BC DE		B			
		00	01	11	10
D	00	0	4	12	8
	01	1	5	13	9
	11	3	7	15	11
	10	2	6	14	10
		C			

A=1

BC DE		B			
		00	01	11	10
D	00	16	20	28	24
	01	17	21	29	25
	11	19	23	31	27
	10	18	22	30	26
		C			

Neighbors of m_5 are: minterms 1, 4, 7, 13, and 21

Neighbors of m_{10} are: minterms 2, 8, 11, 14, and 26

K-Map Example: Don't Cares



Don't Cares can be treated as 1's or 0's if it is advantageous to do so

		AB			
		00	01	11	10
CD	00	0	0	X	0
	01	1	1	X	1
	11	1	1	0	0
	10	0	X	0	0

$$F(A,B,C,D) = \sum m(1,3,5,7,9) + \sum d(6,12,13)$$

$$F = \bar{A}D + \bar{B}\bar{C}D \text{ w/o don't cares}$$

$$F = \bar{C}D + \bar{A}D \text{ w/ don't cares}$$

By treating this DC as a "1", a 2-cube can be formed rather than one 0-cube

In PoS form: $F = D(\bar{A} + \bar{C})$


Equivalent answer as above,
but fewer literals

		AB			
		00	01	11	10
CD	00	0	0	X	0
	01	1	1	X	1
	11	1	1	0	0
	10	0	X	0	0



Hazards



Static hazards: Consider this function: $F = A * C' + B * C$




		AB			
		00	01	11	10
C	0	0	0	1	1
	1	0	1	1	0



Fixing Hazards




The glitch is the result of timing differences in parallel data paths. It is associated with the function jumping between groupings or product terms on the K-map. To fix it, cover it up with another grouping or product term!



- In general, it is difficult to avoid hazards – need a robust design methodology to deal with hazards.

Practice Examples




Reduce the following Expressions:

- $F(A,B,C)=\sum m(0,1,3,5,7)$
- $G(A,B,C,D)=\sum m(0,1,2,3,5,7,8,10,11,15)$

Expressions with don't care conditions:


- $F(A,B,C)=\sum m(0,1,3,5)+\sum d(6,7)$
- $G(A,B,C,D)=\sum m(1,3,7,9,11,15)+\sum d(2,6,10,14)$




Combinational Circuits

Design and Analysis

Combinational Circuits



- Output is function of input only
i.e. no feedback




When **input** changes, **output** may change (after a delay)

Combinational Circuits



- Analysis

- Given a circuit, find out its *function*
- Function may be expressed as:
 - Boolean function
 - Truth table




- Design

- Given a desired function, determine its *circuit*
- Function may be expressed as:
 - Boolean function
 - Truth table




Analysis Procedure


- Boolean Expression Approach



Analysis Procedure




- Truth Table Approach




A	B	C	F_1	F_2
0	0	0	0	0

Analysis Procedure




- Truth Table Approach




A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0

Analysis Procedure




- Truth Table Approach




A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0

Analysis Procedure




- Truth Table Approach




A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1

Analysis Procedure




- Truth Table Approach




A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0

Analysis Procedure




- Truth Table Approach




A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1

Analysis Procedure




- Truth Table Approach



A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1

Analysis Procedure

- Truth Table Approach



A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


	B			
	0	1	0	1
A	1	0	1	0
	C			

	B			
	0	0	1	0
A	0	1	1	1
	C			

$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$

$$F_2 = AB + AC + BC$$


Design Procedure



- Given a problem statement:
 - Determine the number of *inputs* and *outputs*
 - Derive the truth table
 - Simplify the Boolean expression for each output
 - Produce the required circuit

Example:


Design a circuit to convert a “BCD” code to “Excess 3” code




Design Procedure

- BCD-to-Excess 3 Converter


<i>A B C D</i>	<i>w x y z</i>
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	x x x x
1 0 1 1	x x x x
1 1 0 0	x x x x
1 1 0 1	x x x x
1 1 1 0	x x x x
1 1 1 1	x x x x




$$w = A + BC + BD$$



$$x = B'C + B'D + BC'D'$$




$$y = C'D' + CD$$




$$z = D'$$

Design Procedure



- BCD-to-Excess 3 Converter

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>w</i>	<i>x</i>	<i>y</i>	<i>z</i>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x




$$w = A + B(C+D)$$

$$y = (C+D)' + CD$$




$$x = B'(C+D) + B(C+D)'$$

$$z = D'$$

Seven-Segment Decoder



<i>w x y z</i>	<i>a b c d e f g</i>
0 0 0 0	1 1 1 1 1 1 0
0 0 0 1	0 1 1 0 0 0 0
0 0 1 0	1 1 0 1 1 0 1
0 0 1 1	1 1 1 1 0 0 1
0 1 0 0	0 1 1 0 0 1 1
0 1 0 1	1 0 1 1 0 1 1
0 1 1 0	1 0 1 1 1 1 1
0 1 1 1	1 1 1 0 0 0 0
1 0 0 0	1 1 1 1 1 1 1
1 0 0 1	1 1 1 1 0 1 1
1 0 1 0	x x x x x x x
1 0 1 1	x x x x x x x
1 1 0 0	x x x x x x x
1 1 0 1	x x x x x x x
1 1 1 0	x x x x x x x
1 1 1 1	x x x x x x x




$$a = w + y + xz + x'z'$$

$$b = \dots$$

$$c = \dots$$


$$d = \dots$$






Adder / Subtractor

Adder / Subtractor Design – how?



- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer

Binary Adder




- Half Adder

- Adds 1-bit plus 1-bit
- Produces Sum and Carry


x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




$$\begin{array}{r} x \\ + y \\ \hline C \quad S \end{array}$$



Binary Adder



- Full Addder
 - Adds 1-bit plus 1-bit plus 1-bit
 - Produces Sum and Carry



x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

		y	
		0	1
x	0	0	1
	1	1	0
		z	


$$S = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$

		y	
		0	1
x	0	0	0
	1	1	1
		z	

$$C = xy + xz + yz$$

$$\begin{array}{r} x \\ + y \\ + z \\ \hline C \quad S \end{array}$$



Binary Adder




- Full Adder

$$S = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$


$$C = xy + xz + yz$$



Binary Adder



- Full Adder



Adder / Subtractor – One-bit adder LSB...



	a_3	a_2	a_1	a_0
+	b_3	b_2	b_1	b_0
	s_3	s_2	s_1	s_0

a_0	b_0	s_0	c_1
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$s_0 = a_0 \text{ XOR } b_0$$
$$c_1 = a_0 \text{ AND } b_0$$

Adder / Subtractor – One-bit adder





	a_3	a_2	a_1	a_0
+	b_3	b_2	b_1	b_0
	s_3	s_2	s_1	s_0

a_i	b_i	c_i	s_i	c_{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$s_i = \text{XOR}(a_i, b_i, c_i)$$

$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$


Binary Adder



Binary Adder




- Carry Propagate Adder



Carry propagation



- When the correct outputs are available
- The critical path counts (the worst case)
- $(A_1, B_1, C_1) \rightarrow C_2 \rightarrow C_3 \rightarrow C_4 \rightarrow (C_5, S_4)$





$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

N 1-bit adders \rightarrow 1 N-bit adder



What about overflow?


Overflow in Addition of Digital Circuits



Overflow occurs in digital circuits when the result of an arithmetic operation exceeds the range that can be represented with the given number of bits.


This typically happens in **signed number arithmetic** when:

- Adding two positive numbers results in a negative number.
- Adding two negative numbers results in a positive number.




Subtractor Design


Extremely Clever Subtractor: $A - B = A + (-B)$



Binary Adder/Subtractor



- M : Control Signal (Mode)
 - $M=0 \rightarrow F = x + y$
 - $M=1 \rightarrow F = x - y$



Sum of two 2-bit numbers...




				$\begin{array}{r} 1 \\ 11 \\ +11 \\ \hline 110 \end{array}$
		$\begin{array}{r} 10 \\ +10 \\ \hline 100 \end{array}$	$\begin{array}{r} 10 \\ +11 \\ \hline 101 \end{array}$	
	$\begin{array}{r} 1 \\ 01 \\ +01 \\ \hline 10 \end{array}$	$\begin{array}{r} 01 \\ +10 \\ \hline 11 \end{array}$	$\begin{array}{r} 1 \\ 01 \\ +11 \\ \hline 100 \end{array}$	
	$\begin{array}{r} 00 \\ +00 \\ \hline 00 \end{array}$	$\begin{array}{r} 00 \\ +01 \\ \hline 01 \end{array}$	$\begin{array}{r} 00 \\ +10 \\ \hline 10 \end{array}$	$\begin{array}{r} 00 \\ +11 \\ \hline 11 \end{array}$
	00 "0"	01 "1"	10 "-2"	11 "-1"
+	00 "0"	01 "1"	10 "-2"	11 "-1"

- Let's add
 - First unsigned
 - Then signed (Two's Complement)
 - When do the lowest 2 bits of sum not represent correct sum?
 - Is there a pattern of when this happens?
Hint: Check out the carry-bit and the sum-4s-column-bit
- Highest adder
 - C_{in} = Carry-in = c_1 , C_{out} = Carry-out = c_2
 - No C_{out} or C_{in} → NO overflow!
 - C_{in} and C_{out} → NO overflow!
 - C_{in} , but no C_{out} → A,B both > 0, **overflow!**
 - C_{out} , but no C_{in} → A or B are -2, **overflow!**


What operation is this?

$$\text{overflow} = c_n \text{ XOR } c_{n-1}$$


Overflow




- Unsigned Binary Numbers





- 2's Complement Numbers






Data Multiplexers



Multiplexers




S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



Data Multiplexer (here 2-to-1, n-bit-wide)



N instances of 1-bit-wide mux




How many rows in TT?

$$\begin{aligned} c &= \bar{s}a\bar{b} + \bar{s}ab + s\bar{a}b + sab \\ &= \bar{s}(a\bar{b} + ab) + s(\bar{a}b + ab) \\ &= \bar{s}(a(\bar{b} + b)) + s((\bar{a} + a)b) \\ &= \bar{s}(a(1) + s((1)b) \\ &= \bar{s}a + sb \end{aligned}$$


s	c
0	a
1	b

s	ab	c
0	00	0
0	01	0
0	10	1
0	11	1
1	00	0
1	01	1
1	10	0
1	11	1


How do we build a 1-bit-wide mux?




$$\overline{s}a + sb$$



4-to-1 Multiplexer?



- How many rows in the Truth Table?



when $S=00$, $e=a$

when $S=01$, $e=b$


when $S=10$, $e=c$

when $S=11$, $e=d$


s_1s_0	c
0 0	a
0 1	b
1 0	c
1 1	d

$$e = \overline{s_1} \cdot \overline{s_0}a + \overline{s_1}s_0b + s_1\overline{s_0}c + s_1s_0d$$

Mux: is there any other way to do it?




Hint: NCAA tourney!



Ans: Hierarchically!


Implementation Using Multiplexers




- Example

$$F(x, y, z) = \sum(1, 2, 6, 7)$$

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



Implementation Using Multiplexers



- Example

$$F(x, y, z) = \sum(1, 2, 6, 7)$$


x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

} $F = z$


} $F = \bar{z}$

} $F = 0$

} $F = 1$





Implementation Using Multiplexers



- Example


$$F(A, B, C, D) = \sum(1, 3, 4, 11, 12, 13, 14, 15)$$






Decoders

Decoders




- Extract “*Information*” from the code
- Binary Decoder
 - Example: 2-bit Binary Number




Decoders

- 2-to-4 Line Decoder



I_1	I_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



$$Y_3 = I_1 I_0$$



$$Y_2 = I_1 \bar{I}_0$$

$$Y_1 = \bar{I}_1 I_0$$

$$Y_0 = \bar{I}_1 \bar{I}_0$$


Decoders

- 3-to-8 Line Decoder




Decoders

- “*Enable*” Control




E	I_1	I_0	Y_3	Y_2	Y_1	Y_0
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0



Decoders

- Expansion

$I_2 I_1 I_0$	$Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Y_0$
0 0 0	0 0 0 0 0 0 0 1
0 0 1	0 0 0 0 0 0 1 0
0 1 0	0 0 0 0 0 1 0 0
0 1 1	0 0 0 0 1 0 0 0
1 0 0	0 0 0 1 0 0 0 0
1 0 1	0 0 1 0 0 0 0 0
1 1 0	0 1 0 0 0 0 0 0
1 1 1	1 0 0 0 0 0 0 0






Decoders




- Active-High / Active-Low

I_1	I_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

I_1	I_0	Y_3	Y_2	Y_1	Y_0
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	1



Implementation Using Decoders




- Each output is a minterm
- All minterms are produced
- Sum the required minterms




Example: Full Adder


$$S(x, y, z) = \sum(1, 2, 4, 7)$$

$$C(x, y, z) = \sum(3, 5, 6, 7)$$



Implementation Using Decoders






Encoders

Encoders

- Put “*Information*” into code
- Binary Encoder
 - Example: 4-to-2 Binary Encoder



Only *one* switch should be activated at a time

x_3	x_2	x_1	y_1	y_0
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
1	0	0	1	1

Encoders



- Octal-to-Binary Encoder (8-to-3)

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1


$$Y_2 = I_7 + I_6 + I_5 + I_4$$

$$Y_1 = I_7 + I_6 + I_3 + I_2$$

$$Y_0 = I_7 + I_5 + I_3 + I_1$$




Priority Encoders



- 4-Input Priority Encoder



I_3	I_2	I_1	I_0	Y_1	Y_0	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1





$$Y_1 = I_3 + I_2$$


$$Y_0 = I_3 + \bar{I}_2 I_1$$

$$V = I_3 + I_2 + I_1 + I_0$$




Encoder / Decoder Pairs






Arithmetic Logic Unit (ALU)

Arithmetic and Logic Unit






- Most processors contain a special logic block called “Arithmetic and Logic Unit” (ALU)
- We’ll show you an easy one that does ADD, SUB, bitwise AND (&), bitwise OR (|)



when $S=00$, $R=A+B$
when $S=01$, $R=A-B$
when $S=10$, $R=A \& B$
when $S=11$, $R=A | B$


Our simple ALU





Barrel Shifter

Introduction to Barrel Shifter




- Widely used Shifter architecture
- Exhibits good timing characteristic
- Area-efficient as well
- Inherent regularity in physical structure

Structure of Barrel Shifter



- Width of input and output data signals = n bits
- Width of input shift signal = $\lceil \log_2 n \rceil$ bits
- Shifter consists of $\lceil \log_2 n \rceil$ stages
- Each bit of the shift signal controls one stage
- Each stage handles single shift of 0 or 2^i bits

Barrel Shifter



- A rotate is a shift in which the bits shifted out are inserted into the positions vacated
- The circuit rotates its contents left from 0 to 3 positions depending on S:


S = 00 position unchanged

S = 01 rotate left by 1 positions

S = 10 rotate left by 2 positions

S = 11 rotate left by 3 positions

Barrel Shifter (continued)



- Large barrel shifters can be constructed by using:
 - Layers of multiplexers - Example 64-bit:
 - Layer 1 shifts by 0, 16, 32, 48
 - Layer 2 shifts by 0, 4, 8, 12
 - Layer 3 shifts by 0, 1, 2, 3
 - 2 - dimensional array circuits designed at the electronic level

Thank You

