# Real model, real QEMU execution, bit-exact intermediate tensors










RV32IMC scalar · mean of 2 upstream images + 2 held-out mirrors · instruction counts, not hardware timing