

### Vivado Project Options:

Target Device	:	xc7a100t-csg324
Speed Grade	:	-1
HDL	:	verilog
Synthesis Tool	:	VIVADO

If any of the above options are incorrect, please click on "Cancel", ch

### MIG Output Options:

Module Name	:	Block_Diagram_UART_mig_7series_0_0
No of Controllers	:	1
Selected Compatible Device(s)	:	--

### FPGA Options:

System Clock Type	:	Single-Ended
Reference Clock Type	:	No Buffer
Debug Port	:	OFF
Internal Vref	:	enabled
IO Power Reduction	:	ON
XADC instantiation in MIG	:	Enabled

### Extended FPGA Options:

DCI for DQ, DQS/DQS#, DM	:	enabled
Internal Termination (HR Banks)	:	50 Ohms

```
*****  
/* Controller 0 */  
*****
```

### Controller Options :

Memory	:	DDR3_SDRAM
Interface	:	AXI
Design Clock Frequency	:	3000 ps (333.33 MHz)
Phy to Controller Clock Ratio	:	4:1
Input Clock Period	:	5999 ps
CLKFBOUT_MULT (PLL)	:	8
DIVCLK_DIVIDE (PLL)	:	1
VCC_AUX IO	:	1.8V
Memory Type	:	Components
Memory Part	:	MT41K128M16XX-15E
Equivalent Part(s)	:	--
Data Width	:	16

ECC : Disabled  
Data Mask : enabled  
ORDERING : Normal

AXI Parameters :

Data Width : 32  
Arbitration Scheme : ROUND\_ROBIN  
Narrow Burst Support : 0  
ID Width : 4

Memory Options:

Burst Length (MR0[1:0]) : 8 - Fixed  
Read Burst Type (MR0[3]) : Sequential  
CAS Latency (MR0[6:4]) : 5  
Output Drive Strength (MR1[5,1]) : RZQ/6  
Controller CS option : Enable  
Rtt\_NOM - ODT (MR1[9,6,2]) : RZQ/6  
Rtt\_WR - Dynamic ODT (MR2[10:9]) : Dynamic ODT off  
Memory Address Mapping : ROW\_BANK\_COLUMN

Bank Selections:

Bank: 34  
Byte Group T0: DQ[0-7]  
Byte Group T1: DQ[8-15]  
Byte Group T2: Address/Ctrl-0  
Byte Group T3: Address/Ctrl-1

System\_Clock:

SignalName: sys\_clk\_i  
PadLocation: E3 Bank: 35

System\_Control:

SignalName: sys\_rst  
PadLocation: No connect Bank: Select Bank  
SignalName: init\_calib\_complete  
PadLocation: No connect Bank: Select Bank  
SignalName: tg\_compare\_error  
PadLocation: No connect Bank: Select Bank