Basic Verilog RTL

Module

```
module CK1_2 (
         clk,
         rst_n,
         in_1,
         in_2,
         result
     input
                         clk
     input
                         rst_n ;
                                    Variable declare
11
                [7:0]
                         in_1 ;
     input
12
     input
                [7:0]
                         in_2 ;
     output reg [15:0]
13
                         result;
14
15
     always @(posedge clk , negedge rst_n) begin
         if (!rst_n)
             result <= 'd0;
17
                                                   Module body
18
         else
19
             result <= in_1 * in_2;
     end
21
     endmodule
```

Basic Syntax

```
module CK1_2 (
         clk,
         rst_n,
         in_1,
         in_2,
         result
                         clk
     input
                         rst_n ;
                         in_1
     input
                [7:0]
                [7:0]
                         in_2 ;
     output reg [15:0]
                         result; //comment style 1
18
     always @(posedge clk , negedge rst_n) begin
         if (!rst_n)
             result <= 'd0;
             result <= in_1 * in_2;
```

End statements with;

Basic Syntax

```
module CK1_2 (
         clk,
         rst_n,
         in_1,
         in_2,
         result
                         clk ;
                         rst_n ;
                [7:0]
                         in_1 ;
                [7:0]
                         in_2 ;
     output reg [15:0]
                         result; //comment style 1
18
     always @(posedge clk , negedge rst_n) begin
         if (!rst_n)
             result <= 'd0;
             result <= in_1 * in_2;
     endmodule
```

- Two style of comments
 - Single line comment after "//".
 - Block comment from "/*" to "*/".

Basic Syntax

```
module CK1_2 (
         clk,
         rst_n,
         in_1,
         in_2,
         result
                         clk ;
                         rst_n ;
                [7:0]
                         in 1 ;
                [7:0]
                         in_2 ;
     output reg [15:0] result; //comment style 1
18
     always @(posedge clk , negedge rst_n) begin
         if (!rst_n)
             result <= 'd0;
             result <= in_1 * in_2;
     end
     endmodule
```

 Use begin ... end to compound statements.

• {} is used to combine signals in verilog.

Declare variable

```
bit;
reg
                    // 1 data
                                                     with
                                                                   bit-width 16
reg [15:0] data;
reg [15:0] array [15:0]; // 16 data
                                               array with elements' bit-width 16
reg [15:0] matrix [15:0][15:0]; //16*16 data 2d array with elements' bit-width 16
              //return 7th bit of data.
data[7]
data[15:8]
              //return 8bit signal from data[15] to data[8].
array[3]
              //return 3rd element of array.
array[3][5]
              //return 5th bit of 3rd element of array.
matrix[7][7]
              //return matrix with index [7][7].
```

<type> [MSB:LSB] <variable>

Type : reg or wire for RTL. [MSB:LSB]: determine bit width.

Data type

```
module CK1_3 (
    clk,
   rst_n,
   in_1,
   in_2,
   result
);
                    clk;
                    rst_n;
            [7:0]
                  in_1;
                    in 2;
            [7:0]
output reg [15:0] result;
wire
            [15:0] mul tmp;
assign mul_tmp = in_1 * in_2;
always @(posedge clk , negedge rst_n) begin
    if (!rst n)
        result <= 'd0;
        result <= mul_tmp;</pre>
end
```

wire

- Continuously driven signal.
- Use "assign" to assign a value or operations.
- Only for combinational signals.
- assign only be used outside always blocks.
- Default type of output ports is wire.

Data type

```
module CK1_3 (
    clk,
   rst_n,
   in_1,
   in_2,
   result
);
                    clk;
                    rst_n;
            [7:0] in_1;
input
            [7:0]
                  in 2;
output reg [15:0] result;
wire
            [15:0] mul_tmp;
assign mul_tmp = in_1 * in_2;
always @(posedge clk , negedge rst_n) begin
    if (!rst n)
        result <= 'd0;
        result <= mul_tmp;</pre>
end
```

reg

- Default is X (unknown).
- Assigned in always block.
- For combinational or sequential signals.
- Can not be assigned by 2 or more always blocks for RTL design.

Data type	wire	reg
assignment	assign	Always block
Combinational	0	0
Sequential	X	0

Always Block

```
always @(posedge clk , negedge rst_n) begin
   if (!rst_n)
       result <= 'd0;
   else
       result <= mul_tmp;
end</pre>
```

```
reg [15:0] result;
always @(in_1, in_2) begin
    result <= in_1 * in_2;
end</pre>
```

- Event driven block.
 - Start procedure if event triggered.

 Can be used for combinational or sequential blocks.

Blocking and non-blocking assignment

Blocking assignment (=)

Execute statements line by line.

```
reg [7:0] A, B;

always @(posedge clk) begin

A = B;
B = A;
end
```

• As B = A = B, A and B will stuck at same value.

Non-blocking assignment (<=)

Execute statements at same time.

```
reg [7:0] A, B;
always @(posedge clk) begin
   A <= B;
   B <= A;
end</pre>
```

Swap A and B every cycle.

Highly recommended for sequential circuits.

Value Representation

• Value format:

Bus Concatenation

```
wire [7:0] A;
wire [7:0] B;
wire [15:0] C;
assign C = {A[5:0], 2'b0, B};
```

C[15:0] =	A[5:0]	2'b00	B[7:0]
	C[15:10]	C[9:8]	C[7:0]

Operations


Signed Issue

```
wire [7:0] A;
wire [3:0] B;
wire [7:0] C;
assign C = A + B;
```

```
wire signed [7:0] A;
wire signed [3:0] B;
wire signed [7:0] C;
assign C = A + B;
```

- B will be zero extended to 8 bits.
- B will be sign extended to 8 bits.
- Both operands must be signed.


Combinational Circuit



```
1  module CK2_1 (
2    in_1,
3    in_2,
4    in_3,
5    out_1,
6    out_2
7  );
8
9  input in_1, in_2, in_3;
10  output out_1, out_2;
11
12  assign out_1 = in_1 | in_2;
13  assign out_2 = in_2 & in_3;
14
15  endmodule
```

```
module CK2_1 (
         in_1,
         in_2,
         in_3,
         out_1,
         out 2
     );
     input
                 in_1, in_2, in_3;
     output reg
                 out_1, out_2;
11
     always @(in_1, in_2, in_3) begin
         out_1 = in_1 | in_2;
13
         out_2 = in_2 & in_3;
14
15
     end
     endmodule
```


Combinational Circuit



```
module CK2_1 (
         in_1,
         in_2,
         in_3,
         out 1,
         out_2
     );
     input
                 in_1, in_2, in_3;
     output reg out_1, out_2;
11
     always @(in_1, in_2, in_3) begin
         out_1 = in_1 | in_2;
13
         out_2 = in_2 & in_3;
14
15
     end
     endmodule
```

```
recommended
     module CK2_1 (
          in_1,
          in_2,
          in_3,
         out 1,
         out 2
      );
     input
                  in_1, in_2, in_3;
     output reg out_1, out_2;
11
     always <code>@(*)</code> begin
12
         out_1 = in_1 | in_2;
13
         out_2 = in_2 & in_3;
14
15
     end
16
     endmodule
```

If-else



```
module CK2_2 (
    in_1,
    in_2,
    sel,
    out,
input
            in_1, in_2, sel;
output reg out;
always @(*) begin
    if (sel == 'b0)
        out = in_1;
        out = in_2;
end
endmodule
```

```
1  module CK2_3 (
2    in_1,
3    in_2,
4    sel,
5    out,
6  );
7
8  input   in_1, in_2, sel;
9  output  out;
10
11  assign out = (sel == 'b0)? in_1 : in_2;
12
13  endmodule
```

in-line style


Case


```
module CK2_4 (
         in_1,
        in_2,
        in_3,
        in_4,
        sel,
        out,
     input
                    in_1, in_2, in_3, in_4;
     input [2:0]
                    sel;
12
     output reg
                    out;
     always @(*) begin
        case (sel)
             'd0 :
                    out = in_1;
            'd1 :
                    out = in_2;
            'd2 : out = in_3;
            'd3 : out = in_4;
            default: out = 'b0;
        endcase
     endmodule
24
```

ALU with Case

```
module CK2_5 (
         src1,
         src2,
         op,
         result,
     );
                         src1, src2;
     input
                 [7:0]
     input
                 [2:0]
                         op;
     output reg [7:0]
                        result;
11
     always @(*) begin
12
13
         case (op)
             'd0
                     : result = src1 + src2;
                    : result = src1 - src2;
             'd1
15
             'd2
                    : result = src1 & src2;
                     : result = src1 | src2;
             'd3
17
             default : result = 'b0;
         endcase
19
21
     endmodule
```

Sequential circuit






```
reg Q;
always @(posedge clk) begin
   if (reset)
      Q <= 'b0;
   else
      Q <= D;
end</pre>
```


Active high and Synchronous reset

Synchronous and Asynchronous Reset


Synchronous & active high




Asynchronous & active high



Finite State Machine (FSM)




Finite State Machine (FSM)



localparam S IDLE

= 'd0;

Finite State Machine (FSM)




```
clk reset in_valid out_valid state IDLE IN FXE OUT IDLE
```

```
localparam S IDLE
                    = 'd0;
localparam S IN
                    = 'd1;
localparam S_EXE
                    = 'd2;
localparam S OUT
                    = 'd3;
reg [1:0] current_state, next_state;
always @(posedge clk, negedge rst_n) begin
    if (!rst_n)
        current_state <= S_IDLE;</pre>
    else
        current state <= next state;</pre>
end
always @(*) begin
    case (current_state)
        S IDLE : if (in valid)
                                    next state = S IN;
                    else
                                    next_state = S_IDLE;
        S_IN
                   if (in_valid)
                                    next_state = S_IN;
                    else
                                    next state = S EXE;
                    if (done)
                                    next_state = S_OUT;
        S_EXE
                    else
                                    next_state = S_EXE;
        S_OUT
                                    next_state = S_IDLE;
        default : next state = S IDLE;
    endcase
```

for loop example


```
integer i;
reg [31:0] tmp[31:0];
always @(posedge clk, negedge rst_n ) begin
   if (!rst_n) begin
        for (i = 0; i < 32; i = i + 1) begin
            tmp[i] <= 'd0;
        end
    end else begin
        somethine else
    end
end
```

Testbed




```
module TESTBED;
 // wire connection
wire clk,rst_n,in_valid,out_valid,mem_wen;
wire [11:0] mem_addr;
wire [31:0] inst,mem_dout,inst_addr,mem_din;
SP My_SP(
    .clk(clk),
    .rst_n(rst_n),
    .in_valid(in_valid),
    .out_valid(out_valid),
    .mem_wen(mem_wen),
    .inst(inst),
    .mem_dout(mem_dout),
    .inst_addr(inst_addr),
    .mem_addr(mem_addr),
    .mem_din(mem_din)
);
MEM My_MEM(
    .Q(mem_dout),
    .CLK(clk),
    .CEN(1'b0),
    .WEN(mem_wen),
    .A(mem_addr),
    .D(mem_din),
    .OEN(1'b0)
PATTERN My_PATTERN(
    .clk(clk),
    .rst_n(rst_n),
    .in_valid(in_valid),
    .out_valid(out_valid),
```

Testbed



Testbed



Recommended Text Editor


VS code with Verilog extension

Notepad++

• Sublime

Testbench and Pattern

Port declaration



```
SP My_SP(
    .clk(clk),
    .rst_n(rst_n),
    .in_valid(in_valid),
    .out_valid(out_valid),
    .mem wen(mem wen),
    .inst(inst),
    .mem dout(mem dout),
    .inst addr(inst addr),
    .mem_addr(mem_addr),
    .mem din(mem din)
);
MEM My MEM(
    .Q(mem_dout),
    .CLK(clk),
    .CEN(1'b0),
    .WEN(mem wen),
    .A(mem_addr),
    .D(mem_din),
    .OEN(1'b0)
PATTERN My_PATTERN(
    .clk(clk),
    .rst_n(rst_n),
    .in_valid(in_valid),
    .out_valid(out_valid),
    .inst(inst),
    .inst_addr(inst_addr)
```

Variable declaration

```
// read data mem & instrction
$readmemh("instruction.txt", instruction);
$readmemh("mem.txt", mem);
```

Initial / task block

```
// initial
initial begin
   // read data mem & instrction
   $readmemh("instruction.txt", instruction);
   $readmemh("mem.txt", mem);
   // initialize control signal
   rst n = 1'b1;
   in_valid = 1'b0;
   // initial variable
   golden_inst_addr = 0;
   for(i = 0; i < 32; i = i + 1)begin
       golden_r[i] = 0;
   inst = 32'bX;
   reset check task;
   // generate random idle clk
   t = $random(seed) % 3 + 1'b1;
   repeat(t) @(negedge clk);
   for(pat = 0; pat < pat num; pat = pat + 1)begin</pre>
       input_task;
       out valid wait task;
       check_ans_task;
   check memory task;
   display_pass_task;
```

```
// reset check task
> task reset check task; begin ···
  end endtask
> task input task; begin …
 end endtask
 // out valid wait task
> task out valid wait task; begin
  end endtask
> task check_ans_task; begin …
  end endtask
 // check_memory_task
> task check_memory_task; begin …
 end endtask
 // display fail task
> task display fail task; begin...
 end endtask
 // display pass task
> task display pass task; begin...
  end endtask
```

Input data / Output data check

\$finish;

end

```
task input_task; begin
                                 // inst = ? ,in valid = 1
                                 inst = instruction[golden_inst_addr >> 2];
                                 in_valid = 1'b1;
                                 @(negedge clk);
                                                                                        Input data change at negedge clk
                                 inst = 32'bX;
                                 in_valid = 1'b0;
Register value "r[]"
                              end endtask
From your
                        Generate answer from your pattern
design
        // check register
        for(i=0:i< ?:i=i+1)hegin
              (My_SP.r[i] !== golden_r[i])begin
               display tail task;
               $display("-
                                              PATTERN NO.%4d
                                                                                    *",pat);
               $display("*
                                        register [%2d] error
                                                                                    *",i);
               $display("*
               $display("* answer should be : %d , your answer is : %d
                                                                                    *",golden_r[i],My_SP.r[i]);
               $display("-----
                                                                                                                  Check output data at
               repeat(2) @(negedge clk);
                                                                                                                  negedge clk
```

Function validation

```
// answer calculate
opcode = instruction[golden_inst_addr_out>>2][31:26];
rs = instruction[golden_inst_addr_out>>2][25:21];
// R-type
// I-type
// PC & jump, beq...etc.
// hint: it's necessary to consider sign extension while calculating
/*

Complete your function validation here

*/
```

```
opcode = instruction[golden_inst_addr_in>>2][31:26];
rs = instruction[golden_inst_addr_in>>2][25:21];
// You can calculate golden_inst_addr_in is (triggered by Jump, beq...etc.) or (PC + 4), as a check for design output inst_addr
// PC & jump, beq...etc.
// hint: it's necessary to consider sign extension while calculating
/*

Complete your function validation here
```

input_task

check_ans_task