#### ADD operation:

## ADD\_test

32 bit adder: hard codded for 32 bit numbers. It does operation bit-by-bit

```
1 Sa () | 拝 拝 | U U U U U W U U W | W W | 256 ab/ | 二 国 国 国
 module Adder_32b (S,C,A,B,C0);
input [31:0] A,B;
  input C0;
  output C;
 output [31:0] S;
 FA3(S[3], C4, A[3], B[3], C3),
FA4(S[4], C5, A[4], B[4], C4),
                          FA5(S[5], C6, A[5], B[5], C5),
FA6(S[6], C7, A[6], B[6], C6),
                         FA6(S[6], C7, A[6], B[6], C6),
FA7(S[7], C8, A[7], B[7], C7),
FA8(S[8], C9, A[8], B[8], C8),
FA9(S[9], C10, A[9], B[9], C9),
FA10(S[10], C11, A[10], B[10], C10),
FA11(S[11], C12, A[11], B[11], C11),
FA12(S[12], C13, A[12], B[12], C12),
FA13(S[13], C14, A[13], B[13], C13),
FA14(S[14], C15, A[14], B[14], C14),
FA15(S[15], C16, A[15], B[15], C15),
FA16(S[16], C17, A[16], B[16], C16),
FA17(S[17], C18, A[17], B[17], C17),
FA18(S[18], C19, A[18], B[18], C18),
                           FA18(S[18], C19, A[18], B[18], C18),
                          FA19(S[19], C20, A[19], B[19], C19), FA20(S[20], C21, A[20], B[20], C20), FA21(S[21], C22, A[21], B[21], C21),
                          FA22(S[22], C23, A[22], B[22], C22),
FA23(S[23], C24, A[23], B[23], C23),
                          FA24(S[23], C24, A[23], B[23], C23),
FA24(S[24], C25, A[24], B[24], C24),
FA25(S[25], C26, A[25], B[25], C25),
FA26(S[26], C27, A[26], B[26], C26),
FA27(S[27], C28, A[27], B[27], C27),
                          FA25(S[25], C26, A[25], B[25], C25),
FA26(S[26], C27, A[26], B[26], C26),
                           FA27(S[27], C28, A[27], B[27], C27),
                           FA28(S[28], C29, A[28], B[28], C28),
                          FA29(S[29], C30, A[29], B[29], C29),
FA30(S[30], C31, A[30], B[30], C30),
                           FA31(S[31], C, A[31], B[31], C31);
  ndmodule
```

Full\_adder is a different custom module that achieve full adder operation. Also it uses half\_adder inside.

## SUB operation:

## SUB\_test

First, does one's complement after that to reach two's complement, adds 1 to number. After these 2 operation it's is a simple adding operation

```
module mySub (R,C,A,B,C0);
input [31:0] A,B;
  input CO;
 output C;
 output [31:0] R;
wire [31:0] twosCompRes;
wire [31:0] onesCompRes;
 //1's complement of B:
    genvar i;
generate
        for (i = 0; i < 32; i = i+1) begin: f1
not n0(onesCompRes[i],B[i]);
    endgenerate
//B' + 1 twos Complement
    Adder_32b g1(.A(onesCompRes), .B(32'b 0000000000000000000000001), .S(twosCompRes), .C(C),.C0(C0));
     {\tt Adder\_32b~g2(.S(R),~.A(A),~.B(twosCompRes),~.C(C),.C0(C0));}
     /*generate
       for(i = 0; i < 32; i = i+1) begin: f2
           or or1(R[i],R[i],twosCompRes[i]);
        end
     endgenerate*/
 endmodule
```

#### AND operation:

# AND\_test.v

And operation takes 32 bit numbers and performs bit-by-bit

OR operation:

```
OR_test.v
```

Same with and operation.

```
module myOr( output [31:0] R,input [31:0] A, input [31:0] B);

genvar i;

□generate
□ for(i=0; i<32; i=i+1) begin: f1
  or g01(R[i], A[i], B[i]);
  end
endgenerate</pre>
```

# NOR operation:

# NOR\_test.v

Slt operation:

## Slt test.v

# Xor operation:

## Doesn't work hocam :[

# Multiplexer:


```
module mux3x8(output Fout, input S0, input S1, input S2, input A, input B, input C, input D, input E, input F, input G, input H);

wire wS0not;
wire wS1not;
wire wS2not;
wire wAnd0;
wire wAnd1;
wire wAnd2;
wire wAnd3;
wire wAnd5;
wire wAnd5;
wire wAnd6;
wire wAnd6;

not n0 (wS0not, S0);
not n1(wS1not, S1);
not n2 (wS2not, S2);

// AS0'S1'S2' + BS0'S1'S2 + CS0'S1S2' + DS0'S1S2 + ES0S1'S2' + FS0S1'S2 + GS0S1S2' + HS0S1S2

and ga0 (wAnd0, A, wS0not, wS1not, wS2not);
and ga1 (wAnd1, B, wS0not, wS1not, S2);
and ga2 (wAnd2, C, wS0not, S1, S2);
and ga3 (wAnd3, D, wS0not, S1, S2);
and ga4 (wAnd4, E, S0, wS1not, WS2not);
and ga5 (wAnd5, F, S0, wS1not, S2);
and ga6 (wAnd6, G, S0, S1, wS2not);
and ga6 (wAnd6, G, S0, S1, wS2not);
and ga7 (wAnd7, H, S0, S1, S2);
or go1 (Fout, wAnd0, wAnd1, wAnd2, wAnd3, wAnd4, wAnd5, wAnd6, wAnd7);
endmodule
```



= Aso'si'si + Bso'si's2 + Cso'sis2 + Dsi'sis2+ Esosi'si + Fsosi's2 + Gsosis2 + Hsosis2

> no simphification

This is the main program. First I fill the 32 bit wires and carry operation bit-by-bit inside a for loop

```
module main_module(output [31:0] R, input [2:0] S, input [31:0] A, input [31:0] B);
      wire [31:0] wAdd;
wire [31:0] wXor;
wire [31:0] wSub;
      wire [31:0] wMult;
      wire [31:0] wSlt;
      wire [31:0] wNor;
wire [31:0] wAnd;
wire [31:0] wOr;
wire [31:0] wMux0;
wire [31:0] wMux1;
      wire C;
wire CO;
      Adder_32b g0(.S(wAdd),.A(A),.B(B),.C(C), .C0(C0));
myXor g1(wXor,A,B);
mySub g2(wSub,C,A,B, 1'b 0);
myAnd g3(wMult,A,B);
                                                                                                 // ADD niyetine 000
                                                                                                 // XOR 001
// SUB niyetine 010
// MULT niyetine 011
      mySlt g4(wSlt,A,B); //mySlt
myNor g5(wNor,A,B);
                                                                                                 // SLT niyetine
// NOR 101
                                                                                                                                        100
                                                                                                  // AND
// OR
      myAnd g6(wAnd,A,B);
myOr g7(wOr,A,B);
                                                                                                                              110
                                                                                                                              111
      generate
for(i=0; i<32; i=i+1) begin:f1</pre>
           mux3x8 ml(.Fout(R[i]), .S0(S[0]), .S1(S[1]), .S2(S[2]), .A(wAdd[i]), .B(wXor[i]), .C(wSub[i]), .D(wMult[i]), .E(wSlt[i]), .F(wNor[i]), .G(wAnd[i]), .H(wOr[i]));
      endgenerate
```