



Main Control unit truth table											
	<u>r-type</u>	<u>addi</u>	<u>andi</u>	<u>ori</u>	<u>nori</u>	<u>beq</u>	<u>bne</u>	<u>slti</u>	<u>lw</u>	<u>sw</u>	
OPCODE	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	
RegDst	1	0	0	0	0	0	x	x	0	0	x
AluSrc	0	1	1	1	1	1	0	0	1	1	1
MemtoReg	0	0	0	0	0	0	x	x	0	1	x
RegWrite	1	1	1	1	1	1	0	0	1	1	0
MemRead	0	0	0	0	0	0	0	0	0	1	0
MemWrite	0	0	0	0	0	0	0	0	0	0	1
Branch	0	0	0	0	0	0	1	0	0	0	0
Bne	0	0	0	0	0	0	0	1	0	0	0
ZeroExt	0	0	1	1	1	1	x	x	0	0	0
ALUOp (s R-type)	add	add	and	or	nor	sub	sub	slt	add	add	
ALUOp2	0	0	1	1	1	1	0	0	1	0	0
ALUOp1	1	0	1	1	0	1	1	1	0	0	0
ALUOp0	1	0	0	1	1	0	0	0	0	0	0




Inst. Op code	ALUop $P_2 P_1 P_0$	Function $F_3 F_2 F_1 F_0$	Desired ALU action	ALUctr $C_2 C_1 C_0$
sw	000	XXXXXX	add	000
lw	000	XXXXXX	add	000
slli	100	XXXXXX	sll	100
bne	010	XXX XXX	sub	010
beq	010	XXX XXX	sub	010
nori	101	XXXXXX	nor	101
ori	111	XXXXXX	or	111
andi	110	XXXXXX	and	110
addi	000	XXXXXX	add	000
R-type	011	011000	add	000
R-type	011	011001	xor	001
R-type	011	011010	sub	010
R-type	011	011100	sll	100
R-type	011	011101	nor	101
R-type	011	011110	and	110
R-type	011	011111	or	111

ALU Table
Control

$$C_2: P_2 + P_2' P_0 F_2$$

$$C_1: P_2' P_1 P_0' + P_2 P_1 + P_2' P_0 F_1$$

$$C_0: P_2 P_0 + P_2' P_0 F_0$$



In my project all modules are working but I have problems in PC and clock so that my minimips works while only one instruction.

Controller test_bench:

```
VSIM 21> step -current
# OpCode: 0000, RegDst: 1, AluSrc: 0, MemtoReg: 0, RegWrite: 1, MemRead: 0, MemWrite: 0, Branch: 0, Bne: 0, zeroExt: 0, AluOp: 011
# OpCode: 0001, RegDst: 0, AluSrc: 1, MemtoReg: 0, RegWrite: 1, MemRead: 0, MemWrite: 0, Branch: 0, Bne: 0, zeroExt: 0, AluOp: 000
# OpCode: 0010, RegDst: 0, AluSrc: 1, MemtoReg: 0, RegWrite: 1, MemRead: 0, MemWrite: 0, Branch: 0, Bne: 0, zeroExt: 1, AluOp: 110
# OpCode: 0011, RegDst: 0, AluSrc: 1, MemtoReg: 0, RegWrite: 1, MemRead: 0, MemWrite: 0, Branch: 0, Bne: 0, zeroExt: 1, AluOp: 111
# OpCode: 0101, RegDst: 0, AluSrc: 0, MemtoReg: 0, RegWrite: 0, MemRead: 0, MemWrite: 0, Branch: 1, Bne: 0, zeroExt: 0, AluOp: 010
# OpCode: 0110, RegDst: 0, AluSrc: 0, MemtoReg: 0, RegWrite: 0, MemRead: 0, MemWrite: 0, Branch: 0, Bne: 1, zeroExt: 0, AluOp: 010
```

Register test_bench

```
VSIM 25> step -current
# clk = 0, Rs[001]=00000000000000000000000000000001, Rt[010]=00000000000000000000000000000010, writeData= 00000000000000000000000000000011, write_register (rd):011, write enable = 0
# register inside: registers.ReadData1: 00000000000000000000000000000001, registers.ReadData2: 00000000000000000000000000000010, registers.WriteData: 00000000000000000000000000000011, registers.ReadReg1: 001, registers.ReadReg2: 010, registers.WriteReg: 011, registers.RegWriteSignal: 0, registers.clk: 0
#
# clk = 1, Rs[100]=000000000000000000000000000000100, Rt[101]=000000000000000000000000000000101, writeData= 0000000000000000000000000000001001, write_register (rd):110, write enable = 0
# register inside: registers.ReadData1: 000000000000000000000000000000100, registers.ReadData2: 000000000000000000000000000000101, registers.WriteData: 0000000000000000000000000000001001, registers.ReadReg1: 100, registers.ReadReg2: 101, registers.WriteReg: 110, registers.RegWriteSignal: 0, registers.clk: 1
#
# clk = 0, Rs[001]=00000000000000000000000000000001, Rt[110]=000000000000000000000000000000110, writeData= 000000000000000000000000000000110, write_register (rd):111, write enable = 0
# register inside: registers.ReadData1: 00000000000000000000000000000001, registers.ReadData2: 000000000000000000000000000000110, registers.WriteData: 000000000000000000000000000000110, registers.ReadReg1: 001, registers.ReadReg2: 110, registers.WriteReg: 111, registers.RegWriteSignal: 0, registers.clk: 0
#
# clk = 1, Rs[001]=00000000000000000000000000000001, Rt[010]=00000000000000000000000000000010, writeData= 00000000000000000000000000000010, write_register (rd):111, write enable = 0
# register inside: registers.ReadData1: 00000000000000000000000000000001, registers.ReadData2: 00000000000000000000000000000010, registers.WriteData: 00000000000000000000000000000010, registers.ReadReg1: 001, registers.ReadReg2: 010, registers.WriteReg: 111, registers.RegWriteSignal: 0, registers.clk: 1
```

Alu Controller test_bench:

```
# TÃME: 0 - instruction: 000_100011 Aluctr: 000
#
# TÃME: 20 - instruction: 100_110111 Aluctr: 100
#
# TÃME: 40 - instruction: 010_011001 Aluctr: 010
#
# TÃME: 60 - instruction: 101_011001 Aluctr: 101
#
# TÃME: 80 - instruction: 111_011001 Aluctr: 111
#
# TÃME: 100 - instruction: 110_011001 Aluctr: 110
#
# TÃME: 120 - instruction: 000_011001 Aluctr: 000
#
# TÃME: 140 - instruction: 011_011000 Aluctr: 000
#
# TÃME: 160 - instruction: 011_011001 Aluctr: 001
#
# TÃME: 180 - instruction: 011_011010 Aluctr: 010
#
# TÃME: 200 - instruction: 011_011100 Aluctr: 100
#
# TÃME: 220 - instruction: 011_011101 Aluctr: 101
#
# TÃME: 240 - instruction: 011_011110 Aluctr: 110
#
# TÃME: 260 - instruction: 011_011111 Aluctr: 111
#
```

ALU test_bench:

```
van 307 step -current
# TIME: 0 inp1<00000000000000000000000000000001> OP inp2<00000000000000000000000000000011> = 000000000000000000000000000000100, zero: 0, select: 000
#
# TIME: 20 inp1<00000000000000000000000000000001> OP inp2<00000000000000000000000000000011> = 000000000000000000000000000000001, zero: 0, select: 001
#
# TIME: 40 inp1<00000000000000000000000000000001> OP inp2<00000000000000000000000000000011> = 11111111111111111111111111111110, zero: 0, select: 010
#
# TIME: 60 inp1<00000000000000000000000000000001> OP inp2<00000000000000000000000000000011> = 000000000000000000000000000000010, zero: 0, select: 100
#
# TIME: 80 inp1<00000000000000000000000000000001> OP inp2<00000000000000000000000000000011> = 000000000000000000000000000000100, zero: 0, select: 110
#
# TIME: 100 inp1<00000000000000000000000000000001> OP inp2<00000000000000000000000000000011> = 111111111111111111111111111111100, zero: 0, select: 101
#
# TIME: 120 inp1<00000000000000000000000000000001> OP inp2<00000000000000000000000000000011> = 000000000000000000000000000000011, zero: 0, select: 111
#
```

Also immediate types are work

Memory test_bench:

```
time = 50, address = 00000000000000000000000000000001, write data = 10100101010101001100100110111010
opcode sign memory read = 0, sign memory write = 1,
Read Data = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

time = 100, address = 00000000000000000000000000001100100, write data = 00000101010100101000110110111010
opcode sign memory read = 1, sign memory write = 0,
Read Data = 000000000000000000000000000000100

time = 150, address = 00000000000000000000000000001100100, write data = 00000101010100101000110110111010
opcode sign memory read = 0, sign memory write = 1,
Read Data = 000000000000000000000000000000100

time = 200, address = 00000000000000000000000000001100100, write data = 00000101010100101000110110111010
opcode sign memory read = 1, sign memory write = 0,
Read Data = 000000000000000000000000000000100
```

Sign-zero Extenders:

[illegible]

Not working parts:

PC, branch-bne (due to pc)