




		<u>addi</u> 0 0 0 1	<u>andi</u> 0 0 1 0	<u>ori</u> 0 0 1 1	Main Control unit truth table						
					<u>nori</u> 0 1 0 0	<u>beq</u> 0 1 0 1		<u>slti</u> 0 1 1 1	<u>lw</u> 1000	<u>sw</u> 1001	
OPCODE											
RegDst	1	0	0	0	0	x	x	0	0	x	
<u>AluSrc</u>	0	1	1	1	1	0	0	1	1	1	
MemtoRe	0	0	0	0	0	x	x	0	1	x	
RegWrite	1	1	1	1	1	0	0	1	1	0	
MemRea	0	0	0	0	0	0	0	0	1	0	
MemWrit	0	0	0	0	0	0	0	0	0	1	
<u>Branch</u>	0	0	0	0	0	1	0	0	0	0	
<u>Bne</u>	0	0	0	0	0	0	1	0	0	0	
ZeroExt	0	0	1	1	1	x	x	0	0	0	
ALUop (s	R-type	add	and	or	nor	sub	sub	slt	add	add	
ALUop2	0	0	1	1	1	0	0	1	0	0	
ALUop1	1	0	1	1	0	1	1	0	0	0	
ALUop0	1	0	0	1	1	0	0	0	0	0	





Inst. Opende	P2 P1 Po	Function Function	Destred ALV adias	C2C1Co	>		
SW	000	XXXXX	add	000			
ew	000		922	000			
isati	100	XXXXXX	set	100			
Bne	010	XXX XXX	506	010			1/
13:09	010	XXX XXX	Sub	010			10
- nori	401	XXXXXXX	100	101	-> 001 (40L)		
+ Ori	111	XXXXXX	01	111	1		
andi	110	XXXXXXX	ond	110	-		1
Olddi	000	XXXXXX	999	000	-		
e-type	011	011000	age	000			
- R-type	011	011001	Xor	001			
R-EJPL	011:	011010	506	010			
2-type	011	011/100	set	100			
e-6701	011	011701	non	101	-		
- R-GAR		011 110	ond or	110			



In my project all modules are working but I have problems in PC and clock so that my minimips works while only one instruction.

Controller test_bench:

```
VSIM 21> step -current

# OpCode: 0000, RegDst: 1 ,AluSrc: 0,MemtoReg: 0,RegWrite: 1,MemRead: 0,MemWrite: 0,Branch: 0,Bne: 0,zeroExt: 0,AluOp: 011

# OpCode: 0001, RegDst: 0 ,AluSrc: 1,MemtoReg: 0,RegWrite: 1,MemRead: 0,MemWrite: 0,Branch: 0,Bne: 0,zeroExt: 0,AluOp: 000

# OpCode: 0010, RegDst: 0 ,AluSrc: 1,MemtoReg: 0,RegWrite: 1,MemRead: 0,MemWrite: 0,Branch: 0,Bne: 0,zeroExt: 1,AluOp: 110

# OpCode: 0011, RegDst: 0 ,AluSrc: 1,MemtoReg: 0,RegWrite: 1,MemRead: 0,MemWrite: 0,Branch: 0,Bne: 0,zeroExt: 1,AluOp: 111

# OpCode: 0110, RegDst: 0 ,AluSrc: 0,MemtoReg: 0,RegWrite: 0,MemRead: 0,MemWrite: 0,Branch: 1,Bne: 0,zeroExt: 0,AluOp: 010

# OpCode: 0110, RegDst: 0 ,AluSrc: 0,MemtoReg: 0,RegWrite: 0,MemRead: 0,MemWrite: 0,Branch: 0,Bne: 1,zeroExt: 0,AluOp: 010
```

Register test_bench

Alu Controller test bench:

```
# TİME: 0 - instrunction: 000_100011 Aluctr: 000
# TİME: 20 - instrunction: 100_110111 Aluctr: 100
# TİME: 40 - instrunction: 010_011001 Aluctr: 010
# TİME: 60 - instrunction: 101_011001 Aluctr: 101
# TİME: 80 - instrunction: 111_011001 Aluctr: 111
# TİME: 100 - instrunction: 110_011001 Aluctr: 110
# TİME: 120 - instrunction: 000_011001 Aluctr: 000
# TİME: 140 - instrunction: 011_011000 Aluctr: 000
# TİME: 160 - instrunction: 011_011001 Aluctr: 001
# TİME: 180 - instrunction: 011_011001 Aluctr: 010
# TİME: 200 - instrunction: 011_011010 Aluctr: 100
# TİME: 200 - instrunction: 011_011101 Aluctr: 101
# TİME: 240 - instrunction: 011_011101 Aluctr: 101
# TİME: 240 - instrunction: 011_011111 Aluctr: 110
# TİME: 260 - instrunction: 011_011111 Aluctr: 111
```

ALU test bench:

Also immediate types are work

Memory test bench:

Sign-zero Extenders:

Not working parts:

PC, branch-bne (due to pc)