Page 2

Power supplies

Page 3

USB 2.0 interface, LPC4370 USB, reset, crystal, jtag/swd

Page 4


Boot mode, LPC4370 IOs, external spi flash

Page 5

External JTAG/Cortex debug interface

Page 6

Analog channel, digital channels, jtag/swd/trace interface



UL = UnLoaded = normally not mounted component.


Default jumper settings are indicated in the schematic. However, always check jumper positions on actual boards since there is no guarantee that all jumpers are in default place.


NXP Semiconductors

TITLE: LPC-Link2_v3_RevB

Document Number: REU:

Date: 4/27/2015 8:39:07 AM Sheet: 1/6







Boot mode - DFU USB0 (0b0101) - SPIFI (0b0001) VIO_3V3 BOOT0_LED BOOT1 BOOT2 BOOT3 LPC4370 IOs SGPIO0 SGPIO4 TRACEDATAO G SSP1 SCK TP_P6_0 VIO 3V3 GPIO3_SGPIO7_TRACEDATA3 H P6_0 P6_1 P6_2 P6_4 P6_5 P6_9 P6_11 C4 C3 External SPI Flash BOOTO LED GPIO3 0 SSP1_MISO SSP1_MOSI GPIO3 4 SGPIO15_TMS_SWDIO_TXFN SGPIO14_TMS_SWDIO TP_P3_0 GPIO1_0 GPIO1_1 SPIFI_CS P3_0 P3_1 P3_2 P3_3 P3_4 P3_5 P3_6 P3_7 P3_8 CE# VDD SPIFI_MISO SPIFI_SIO3 SO/SIO1 SIO3 GPIO1 4 SGPIO8_TRACECI K_RTCK SGPIO_9 SPIFI_SIO2 SIO2 SPIFI_SCK SCK VIO_3V3 SGPIO10_TDO_SWO SGPIO2_SGPIO6_TRACEDATA2 SPIFI MOSI VSS SI/SIO0 TP_ISP W25Q80BVSSIG SGPIO3 SGPIO7 TRACEDATA3 TP_P1_19 SGPIO11 TCK SWCLK SGPIO12 JTAG TDI P2_5 P2_6 P2_7 P2_8 P2_9 P2_10 P2_11 P2_12 P2_13 GPIO5 5 JTAG RESET GND GPIO5_6_JTAG_RESET_TXEN ISP_N SGPIO0_SGPIO4_TRACEDATA0_G SGPIO1_SGPIO5_TRACEDATA1_G BOOT3 UART2 TXD

NXP Semiconductors TITLE: LPC-Link2_v3_RevB Document Number: REU: Date: 4/27/2015 8:39:07 AM Sheet: 4/6


LPC4370-TFBGA100_2








Digital channels



Serial Expansion Interface



NXP Semiconductors

TITLE: LPC-Link2_v3_RevB

Document Number: REU:

Date: 4/27/2015 8:39:07 AM Sheet: 6/6