

# AON7409 30V P-Channel MOSFET

# **General Description**

• The AON7409 combines advanced trench MOSFET technology with a low resistance package to provide extremely low  $R_{DS(ON)}$ . This device is ideal for load switch and battery protection applications.

• RoHS and Halogen-Free Compliant.


# **Product Summary**

 $\begin{array}{lll} V_{DS} & -30V \\ I_{D} \; (at \; V_{GS} \text{=-}10V) & -32A \\ R_{DS(ON)} \; (at \; V_{GS} \text{=-}10V) & < 8.5 \text{m}\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \text{=-}4.5V) & < 17 \text{m}\Omega \end{array}$ 

Typical ESD protection HBM Class 2

 $\begin{array}{cc} 100\% \; UIS \; Tested \\ 100\% \; \; R_g \; Tested \end{array}$ 





Absolute Maximum Ratings T <sub>A</sub> =25°C unless otherwise noted								
Parameter		Symbol	Maximum	Units				
Drain-Source Voltage		$V_{DS}$	-30	V				
Gate-Source Voltage		$V_{GS}$	±25	V				
Continuous Drain	T <sub>C</sub> =25°C		-32					
Current G	T <sub>C</sub> =100°C	ID	-25	A				
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	-128					
Continuous Drain Current	T <sub>A</sub> =25°C		-16	^				
	T <sub>A</sub> =70°C	IDSM	-12.5	A				
Avalanche Current C		I <sub>AS</sub>	40	Α				
Avalanche energy L=0.1mH <sup>C</sup>		E <sub>AS</sub>	80	mJ				
	T <sub>C</sub> =25°C	P <sub>D</sub>	96	W				
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	LD	38.5	VV				
	T <sub>A</sub> =25°C	D	3.1	W				
Power Dissipation A	T <sub>A</sub> =70°C	P <sub>DSM</sub>	2	VV				
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C				

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	D	30	40	°C/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	60	75	°C/W			
Maximum Junction-to-Case Steady-Sta		$R_{\theta JC}$	1	1.3	°C/W			



#### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	arameter Conditions		Тур	Max	Units			
STATIC PARAMETERS									
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V			
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V			-1 -5	μΑ			
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±25V			±10	uA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=-250\mu A$	-1.6	-2.1	-2.7	V			
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =-10V, V <sub>DS</sub> =-5V	-128			Α			
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =-10V, I <sub>D</sub> =-16A		6.8	8.5	0			
		T <sub>J</sub> =125°C		9.6	11.5	mΩ			
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-10A		12.8	17	mΩ			
<b>g</b> FS	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>D</sub> =-16A		-43		S			
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =-1A,V <sub>GS</sub> =0V		-0.7	-1	V			
I <sub>S</sub>	Maximum Body-Diode Continuous Curr			-32	Α				
DYNAMIC	PARAMETERS								
C <sub>iss</sub>	Input Capacitance			2142		pF			
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =-15V, f=1MHz		474		pF			
C <sub>rss</sub>	Reverse Transfer Capacitance			363		pF			
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		2.3	4.6	Ω			
SWITCHI	NG PARAMETERS								
<b>Q</b> <sub>g</sub> (10V)	Total Gate Charge			41	58	nC			
Q <sub>g</sub> (4.5V)	Total Gate Charge	V <sub>GS</sub> =-10V, V <sub>DS</sub> =-15V, I <sub>D</sub> =-16A		18.5	27	nC			
$Q_{gs}$	Gate Source Charge	VGS-10V, VDS-13V, ID-10A		15		nC			
$Q_{gd}$	Gate Drain Charge			6		nC			
$t_{D(on)}$	Turn-On DelayTime			13		ns			
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =-10V, $V_{DS}$ =-15V, $R_L$ =0.9 $\Omega$ ,		12		ns			
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}$ =3 $\Omega$		34		ns			
t <sub>f</sub>	Turn-Off Fall Time			18.5		ns			
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =-16A, dI/dt=500A/μs		17.5		ns			
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =-16A, dI/dt=500A/μs		44.5		nC			

A. The value of  $R_{\theta JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  t  $\leq 10s$  value and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

- D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.2.0: July 2017 **www.aosmd.com** Page 2 of 6

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =150° C. Ratings are based on low frequency and duty cycles to keep initial  $T_J$ =25° C.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.


G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

(Note E)






#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





# Gate Charge Test Circuit & Waveform







# Resistive Switching Test Circuit & Waveforms





# Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





# Diode Recovery Test Circuit & Waveforms

