Revised: 6/4/2020

Instruction Set Architecture

Michael C. Hackett
Assistant Professor, Computer Science

Community College of Philadelphia

Lecture Topics

- Instruction Set Architectures
- Instruction Formats
 - Register Format Instructions
 - Immediate Format Instructions
 - Jump Format Instructions
- Pseudo Operations
- Floating Point Instructions
 - Floating Point Register Format
 - Floating Point Immediate Format

- Addressing Modes
- Complex Instruction Set Computers (CISC)
- Reduced Instruction Set Computers (RISC)
- RISC-V

 An instruction set architecture (ISA) the overall design of a CPU's instructions.

- An ISA must be selected (or created) prior to designing a CPU
 - We can't design a CPU until we decide how we will tell it to add, subtract, and perform dozens of kinds other operations.

- A zero-address architecture uses a data structure called a stack.
 - The operands of any operation are the stack's top two values

• Using pseudocode (no particular programming language), we'll demonstrate the calculation of 5+(4-1) in a zero-address architecture

Pushes 1 and 4 onto the stack

push 1
push 4
sub
push 5
add

4 1 Stack

Takes the two values on top of the stack, subtracts, and puts the result in the stack

add

Pushes 5 onto the top of the stack

add

Takes the two values on top of the stack, adds, and puts the result in the stack

push 1


push 4

sub

push 5

add

$$5 + 3 = 8$$



• A *one-address architecture* allows each instruction to use one memory address.

- The CPU uses a special register as an accumulator
 - This register is both an operation's left operand and result

• Using pseudocode (no particular programming language), we'll demonstrate the calculation of 5+(4-1) in a one-address architecture

```
clear #Accumulator = 0
add 1 #Accumulator = 0 + 1 = 1
negate #Accumulator = -1
add 4 #Accumulator = -1 + 4 = 3
add 5 #Accumulator = 3 + 5 = 8
```

• A two-address architecture allows each instruction to use two operands.

• The first operand is both the first operand and the register where the result is stored

• Using pseudocode (no particular programming language), we'll demonstrate the calculation of 5+(4-1) in a two-address architecture

```
load r1, 5
load r2, 4
load r3, 1
sub r2, r3  #r2 = r2 - r3
add r1, r2  #r1 = r1 + r2
```

• A three-address architecture allows each instruction to use three operandsthe left and right operands and the where to store the result.

- MIPS is a three-address architecture
 - As is RISC-V, which will be discussed at the end of the lecture
- The calculation of 5+(4-1) in MIPS:

```
addi $t1, $0, 4  #$t1 = 0 + 4 = 4
subi $t1, $t1, 1  #$t1 = 4 - 1 = 3
addi $t0, $t1, 5  #$t0 = 3 + 5 = 8
```

Instruction Formats


- An instruction format defines the arrangement and organization of the bits that form each instruction.
 - Each instruction is 32 bits in MIPS (same as its word size)
- This binary version of instructions is called the machine language
 - The assembler converts assembly instructions to machine language
 - The machine language is the actual instructions that are given to and understood by the CPU

Instruction Formats

- MIPS has three instruction formats:
 - Register Format (R Format)
 - Two operands and a targetadd \$t2, \$t0, \$t1
 - Immediate Format (I Format)
 - Instructions with an immediate operand
 addi \$t1, \$t0, 7
 - Jump Format (J Format)
 - Jump and Jump-and-Link instructionsj label

Instruction Formats

 See the MIPS Reference Card posted in Canvas as a reference for this lecture





MIPS Register Format Instruction

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- op Operation Code (opcode)
- rs First source register (left operand)
- rt Second source register (right operand)
- rd Destination register
- shamt Shift amount (used in shift operations)
- funct Function code (specifies a variant of the opcode)

 We see on the MIPS Reference Card, the add mnemonic has an opcode of 0 and a function code of 20₁₆





 We can also see on the MIPS Reference Card, that each register corresponds to a number

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
Szero	0	The Constant Value 0	N.A.
Sat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
Sa0-Sa3	4-7	Arguments	No
St0-St7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$18-\$19	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
Sgp	28	Global Pointer	Yes
Ssp	29	Stack Pointer	Yes
Sfp	30	Frame Pointer	Yes
Sra	31	Return Address	Yes

St0-St7	8-15	Temporaries
\$s0-\$s7	16-23	Saved Temporaries

add \$s0, \$t0, \$t1							
opcode	rs	rt	rd	shamt	funct		
0	8 ₁₀	9 ₁₀	16 ₁₀		20 ₁₆		
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits		
000000	01000	01001	10000		100000		
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits		

 The add instruction does not perform a shift operation and therefore does not utilize the shamt field


	a	dd \$s0,	\$t0, \$t1		
opcode	rs	rt	rd	shamt	funct
0	8 ₁₀	9 ₁₀	16 ₁₀	0	20 ₁₆
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
000000	01000	01001	10000	00000	100000
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

opcode	rs	rt	rd	shamt	funct	
0	8 ₁₀	9 ₁₀	16 ₁₀	0	20 ₁₆	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	-

000000	01000	01001	10000	00000	100000
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language: add \$s0, \$t0, \$t1

• Machine Language: 0000 0001 0000 1001 1000 0000 0010 0000




000000	01000	01001	10000	00000	100010
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language:

sub \$s0, \$t0, \$t1

• Machine Language:




000000	01000	01001	10000	00000	100100
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language:

and \$s0, \$t0, \$t1

• Machine Language:




000000	01000	01001	10000	00000	100101
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language:

or \$s0, \$t0, \$t1

• Machine Language:




000000	01000	01001	10000	00000	100110
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language:

xor \$s0, \$t0, \$t1

• Machine Language:




000000	01000	01001	10000	00000	100111
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language:


nor \$s0, \$t0, \$t1

• Machine Language:




000000	01000	00000	10000	00011	000000
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Assembly Language: sll \$s0, \$t0, 3
- Machine Language: 0000 0001 0000 0000 1000 0000 1100 0000




000000	01000	00000	10000	00101	000010
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Assembly Language: srl \$s0, \$t0, 5
- Machine Language: 0000 0001 0000 0000 1000 0000 1100 0010



000000	01000	00000	10000	00010	000011
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Assembly Language: sra \$s0, \$t0, 2
- Machine Language: 0000 0001 0000 0000 1000 0000 1100 0011




000000	01000	01001	00000	00000	011000
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language:

mult \$t0, \$t1

Machine Language:



Assembly Language:

div \$t0, \$t1

Machine Language:

Immediate Format Instructions

MIPS Immediate Format Instruction



- op Operation Code (opcode)
- rs Source register
- rd Second/Destination register

Immediate Format Instructions

opcode	rs	rd	Immediate
8 ₁₆	8 ₁₀	16 ₁₀	5 ₁₀
6 bits	5 bits	5 bits	16 bits

001000	01000	10000	0000 0000 0000 0101
6 bits	5 bits	5 bits	16 bits

• Assembly Language: addi \$s0, \$t0, 5

• Machine Language: 0010 0001 0001 0000 0000 0000 0101

Immediate Format Instructions

opcode	rs	rd	Immediate
C ₁₆	8 ₁₀	16 ₁₀	5 ₁₀
6 bits	5 bits	5 bits	16 bits

001100	01000	10000	0000 0000 0000 0101
6 bits	5 bits	5 bits	16 bits

• Assembly Language: andi \$s0, \$t0, 5

• Machine Language: 0011 0001 0001 0000 0000 0000 0101

opcode	rs	rd	Immediate
D ₁₆	8 ₁₀	16 ₁₀	5 ₁₀
6 bits	5 bits	5 bits	16 bits

001101	01000	10000	0000 0000 0000 0101	
6 bits	5 bits	5 bits	16 bits	

• Assembly Language: ori \$s0, \$t0, 5

• Machine Language: **0011 0101 0001 0000 0000 0000 0000 0101**

opcode	rs	rd	Immediate
E ₁₆	8 ₁₀	16 ₁₀	5 ₁₀
6 bits	5 bits	5 bits	16 bits

001110	01000	10000	0000 0000 0000 0101	
6 bits	5 bits	5 bits	16 bits	

• Assembly Language: xori \$s0, \$t0, 5


• Machine Language: 0011 1101 0001 0000 0000 0000 0000 0101

 Recall that memory reference instructions (which are I Format instructions) are used to move data to and from main memory.

• The instructions (**1w** and **sw**) were used for both non-symbolic and symbolic memory reference instructions.


```
• Non-symbolic: lw $50, 16($a0)
```

• Symbolic: lw \$s0, mem_label



Assembly Language: lw \$t0, 16(\$a0)

• Machine Language: **0100 1101 0001 0000 0000 0000 0001 0000**



• Assembly Language: sw \$t0, 32(\$a0)

• Machine Language: **0110 1101 0001 0000 0000 0000 0001 0000**

• When using a symbolic memory reference, a MIPS assembler will split a single \mathbf{lw} or \mathbf{sw} instruction into two instructions.

- Recall that the memory area in MIPS begins with the address 0x10010000
 - Each label in the data section is an offset from this starting address

- We'll use the following data section of a hypothetical program as the example for the next two slides
 - Each word is 4 bytes (32-bits)

```
.data
value1    .word 55  #Starts at memory address 0x10010000 (offset 0)
value2    .word 106  #Starts at memory address 0x10010004 (offset 4)
value3    .word 99  #Starts at memory address 0x10010008 (offset 8)
```

lw \$s0, value2

- First, we load the starting memory address to a register.
 - Here, we're using the \$at (assembler temporary) register

lui \$at, 0x1001


• This stores 0x10010000 to \$at

• Then, we load the data using the label's offset

value 2 has an offset of 4lw \$s0, 4(\$at)

lw \$s0, value2


lui \$at, 0x1001
lw \$s0, 4(\$at)



• Assembly Language: lui \$at, 0x1001

We previously saw six branching instructions (beq, bgt, etc.)

- Only beq and bne are actual MIPS instructions
 - The other four are pseudo-operations (discussed later in the lecture)
- In a branch instruction, we specified the label where the program should branch to.
 - In reality, we are moving X number of instructions forward or backward.




- This branch's condition is true, so the program advances to label b.
- In this program, we advanced two instructions.
 - This begins after the instruction following the branch
 - It helps to simply start counting from zero

opcode	rs	rd	Immediate
5 ₁₆	8 ₁₀	9 ₁₀	0002 ₁₆
6 bits	5 bits	5 bits	16 bits

000101	01000	01001	0000 0000 0000 0010
6 bits	5 bits	5 bits	16 bits

• Assembly Language: **bne** \$t0, \$t1, Label/offset



- This branch's condition is true, so the program go back to label a.
- In this program, we went back four instructions.
 - This begins *starting with* the instruction preceding the branch instruction

• The offset is -4



-4 in two's complement

000100	01000	01001	1111 1111 11100
6 bits	5 bits	5 bits	16 bits

• Assembly Language: **beq \$t0, \$t1,** *label/offset*

MIPS Jump Format Instruction

opcode	jump address
6 bits	26 bits

op – Operation Code (opcode)

MIPS only has two Jump Format Instructions: j and jal

```
.text
a:
              $t0, 5
       li
       li
              $t1, 6
              b
       li
              $t2, 7
              $t3, 8
       li
b:
       li
              $t4, 9
       li
              $t5, 10
```

• Unlike the relative addresses (offsets) used by branch instructions, jump instructions use absolute addresses.

 We'll say the address of the instruction labeled by b is 0x0040001C

 This is a 32-bit address, which won't fit in the 26-bit jump address portion of a J Format Instruction

- An instruction address will always end with 00_{16} , so we can omit those eight bits.
 - Memory is byte addressable and every instruction is 1 word/4 bytes/32-bits

0x0040001C

0000 0000 0100 0000 0000 0000 0001 1100

0000 0000 0100 0000 0000 0000 0001 1100

0000 **0000 0100 0000 0000 0000 0001 1100**

00 0001 0000 0000 0000 0000 0111

0x0100007

- Can be achieved one of two ways:
 - 1. Divide the address by 4 and take the lower 26 bits of the result
 - $0x0040001C / 4_{10} = 0x00100007 = 0x010007$
 - 2. Right shift the address by two bits, take the lower 26 bits of the result
 - Similar to what we did on the last slide

0x0040001C


0000 0000 0100 0000 0000 0000 0001 1100

0000 0000 0001 0000 0000 0000 0000 0111

0000 00**00 0001 0000 0000 0000 0000 0111**

00 0001 0000 0000 0000 0000 0111

0x0100007



- Assembly Language: j b #address 0x0040001C
- Machine Language: 0000 1000 0001 0000 0000 0000 0000 0111

- An **pseudo operation** (or **pseudo op**) is an instruction/operation that does not correspond to any machine language instruction.
 - Pseudo ops exist for convenience, not out of necessity
- The assembler translates the pseudo op into one or more real instructions.
 - Each assembler has its own pseudo operations
 - The pseudo ops shown in the next few slides are specific to the MARS assembler, but can be found in other MIPS assemblers as well

• The load immediate (**1i**) instruction is a pseudo op.

 The MARS assembler converts this to an addi instruction

 Adds the constant with 0 and assigns the result to the specified register

• The load address (la) instruction is a pseudo op.

 The MARS assembler converts this to an addi instruction

 Adds the constant to the address in \$11 and assigns the result to \$t0 la \$t0, 8(\$t1)

addi \$t0, \$t1, 8

• The **move** instruction is a pseudo op.

 The MARS assembler converts this to an add instruction

 Adds the value in \$11 with 0 and assigns the result to \$t0 move \$t0, \$t1



add \$t0, \$0, \$t1

The **not** instruction is a pseudo op.

The MARS assembler converts this to a nor instruction

 nor's the value in \$11 with 0 and assigns the result to \$t0 not \$t0, \$t1



nor \$t0, \$t1, \$0

The branch if less than (blt) instruction is a pseudo op.

• The MARS assembler converts this to two instructions:

- \$at is set to 1 if \$t1 is less than \$t0
- If \$at is not equal to 0, then \$t1 was less than \$t0 and the branch occurs

slt \$at, \$t0, \$t1, label

slt \$at, \$t0, \$t1

bne \$at, \$0, label

 The branch if less than or equal (ble) instruction is a pseudo op.

ble \$t0, \$t1, label

• The MARS assembler converts this to two instructions:

- \$at is set to 1 if \$t0 is less than \$t1
- If \$at is equal to 0, then \$t1 was less than or equal to \$t0 and the branch occurs

slt \$at, \$t1, label

ble \$t0, \$t1, label

slt \$at, \$t1, \$t0

beq \$at, \$0, label

 The branch if greater than (bgt) instruction is a pseudo op.

• The MARS assembler converts this to two instructions:

- \$at is set to 1 if \$t0 is less than \$t1
- If \$at is not equal to 0, then \$t1 was greater than \$t0 and the branch occurs

slt \$at, \$t1, label bne \$at, \$0, label

 The branch if greater than or equal (bge) instruction is a pseudo op.

• The MARS assembler converts this to two instructions:

- \$at is set to 1 if \$t1 is less than \$t0
- If \$at is equal to 0, then \$t1 was greater than or equal to \$t0 and the branch occurs

slt \$at, \$t0, \$t1 beq \$at, \$0, label

Floating Point Instruction Formats


- MIPS has two floating point instruction formats:
 - Floating Point Register Format (FR Format)
 add.s \$f2, \$f0, \$f1
 - Floating Point Immediate Format (FI Format)
 - Only used for conditional branch instructions

bc1t label


MIPS Floating Point Register Format Instruction

ор	fmt	ft	fs	fd	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- op Opcode
- fmt Format (indicates single or double precision)
- ft Second source register (right operand)
- fs First source register (leftt operand)
- fd Destination register
- funct Function code (specifies a variant of the opcode)



Hackett - Community College of Philadelphia - CSCI 213



010001	10001	00010	00000	00100	000000
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language: add.d \$f4, \$f0, \$f2

• Machine Language: 0100 0110 0010 0010 0000 0001 0000 0000

opcode	fmt	ft	fs	fd	funct
11 ₁₆	10 ₁₆	1 ₁₀	0 ₁₀	2 ₁₀	01 ₁₆
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

010001	10000	00001	00000	00010	000001
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

• Assembly Language: sub.s \$f2, \$f0, \$f1

• Machine Language: 0100 0110 0000 0001 0000 0000 1000 0001

opcode	fmt	ft	fs	fd	funct
11 ₁₆	10 ₁₆	1 ₁₀	0 ₁₀	2 ₁₀	02 ₁₆
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

010001	10000	00001	00000	00010	000010
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language: mul.s \$f2, \$f0, \$f1

• Machine Language: **0100 0110 0000 0001 0000 0000 1000 0010**

opcode	fmt	ft	fs	fd	funct
11 ₁₆	10 ₁₆	1 ₁₀	0 ₁₀	2 ₁₀	03 ₁₆
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

010001	10000	00001	00000	00010	000011
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Assembly Language: div.s \$f2, \$f0, \$f1

• Machine Language: 0100 0110 0000 0001 0000 0000 1000 0011


			Not used			
opcode	fmt	ft	fs	fd /	funct	
11 ₁₆	10 ₁₆	2 ₁₀	1 ₁₀	010	32 ₁₆	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

010001	10000	00010	00001	00000	110010
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

• Assembly Language: c.eq.s \$f1, \$f2

• Machine Language: **0100 0110 0000 0010 0000 1000 0011 0010**

Floating Point Register Format Instructions



010001	10000	00010	00001	00000	111100
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

• Assembly Language: c.lt.s \$f1, \$f2

• Machine Language: 0100 0110 0000 0010 0000 1000 0011 1100

Floating Point Register Format Instructions



010001	10000	00010	00001	00000	111110
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

• Assembly Language: c.le.s \$f1, \$f2

• Machine Language: **0100 0110 0000 0010 0000 1000 0011 1110**

MIPS Floating Point Immediate Format Instruction

ор	fmt	ft	immediate
6 bits	5 bits	5 bits	16 bits

- op Opcode
- fmt Format
- ft Source register
- immediate Second/Destination register

- We previously saw the two branching instructions for comparisons of floating point numbers
 - bc1f and bc1t
 - Relies on the value of the condition code, set by a conditional instruction like
 c.le.s or c.eq.d
- Branching to a label works in a similar fashion to the previous examples of advancing of backing up X number of instructions.

-4 in two's complement

opcode	fmt	ft	Immediate
11 ₁₆	8 ₁₆	1 ₁₀	FFFC ₁₆
6 bits	5 bits	5 bits	16 bits

010001	01000	00001	1111 1111 1111 1100
6 bits	5 bits	5 bits	16 bits

• Assembly Language: **bc1t** *label/offset*


opcode	fmt	ft	Immediate
11 ₁₆	8 ₁₆	0 ₁₀	0005 ₁₆
6 bits	5 bits	5 bits	16 bits

010001	01000	00000	0000 0000 0000 0101
6 bits	5 bits	5 bits	16 bits

• Assembly Language: **bc1f** *Label/offset*


• Machine Language: 0100 0101 0000 0000 0000 0000 0000 0101

- Memory reference instructions for floating points use I Format instructions, *not* FI Format.
 - swc1 and lwc1
- The machine language will be practically identical to the 1w and sw instructions



• Assembly Language: lwc1 \$f2, 8(\$a0)

Machine Language: 1100 0100 0100 0100 0000 0000 0000 1000



Assembly Language: swc1 \$f2, 16(\$a0)

• Machine Language: 1110 0100 0100 0100 0000 0000 0001 0000

- An addressing mode specifies the way in which data is used via memory addresses.
- An ISA may allow the use of multiple addressing modes in the design of its instructions.
- **Direct addressing** is when an instruction uses the absolute address of an operand.
 - Unconditional jumps in MIPS use direct addressing (though the 26 bits are padded with zeroes to form a 32-bit address)
 - j label

- Register addressing (a form of direct addressing) uses the data stored in registers as operands; no memory addresses needed
 - Instructions like add use register addressing
 add \$t0, \$t1, \$t2

- Immediate addressing (also a form of direct addressing) is when an operand is part of the instruction
 - Immediate instructions in MIPS, like **addi**, use immediate addressing **addi** \$t0, \$t1, 6

- Indirect addressing is when an instruction accesses an address of memory, which contains the address of the instruction's operand
- Base addressing (a form of indirect addressing) is when we add a constant (offset) to an address stored in a register
 - Instructions like lw use base addressing
 lw \$t0, 16(\$a0)
- PC-relative addressing (also a form of indirect addressing) is when an address is formed by adding the program counter with a constant
 - Branch instructions in MIPS, like bne, use PC-relative addressing
 bne \$t0, \$t1, label/offset

- An instruction set with instructions that use any supported addressing mode is called an orthogonal instruction set.
 - For example, an **add** instruction for direct addressing, register addressing, base addressing, etc.
 - Adds much more complexity to the design of the processor
- Complex Instruction Set Computers (CISC, "sisk"), are processors with a large number of instructions that are more like the instructions of a high-level programming language.
 - The main goal of a CISC architecture is to limit the number of lines of assembly code.
 - Goes hand-in-hand with an orthogonal instruction set

Complex Instruction Set Computers

 By reducing the number of lines of assembly code this achieves faster compile time of a high-level language to machine language

- This makes it easier to write a compiler for the processor, thus easier to support more high-level languages
 - It also requires less RAM for storing instructions

Complex Instruction Set Computers

- However, all of the complex instructions must be built into the hardware
 - Most instructions are executed in multiple CPU clock cycles
 - We'll discuss the CPU clock and clock cycles in a later lecture
- Instructions primarily operate directly on memory instead of using registers
 - Register access is faster than main memory access
- CISC architecture and orthogonal instruction sets were superseded by Reduced Instruction Set Computers.
 - CISC got it's name retroactively
 - Intel's x86 architecture is basically the only CISC architecture still used in modern processors

Reduced Instruction Set Computers

- Reduced Instruction Set Computers (RISC, "risk") are processors designed with a limited, yet optimized instruction set.
 - As opposed to the broad and specialized instructions found in a CISC architecture

- Processors with a RISC architecture have:
 - Simple, fixed length instructions that are executed in one CPU clock cycle
 - Few, simple data types
 - Simple addressing modes
 - Large number of general purpose registers


Reduced Instruction Set Computers

- MIPS is a RISC architecture, as is ARM (Advanced RISC Machine)
- RISC also has the benefit of *pipelining*, which processes instructions more efficiently by executing instructions simultaneously
 - We'll discuss pipelining in a later lecture
 - Pipelining gives RISC the performance advantage over CISC

- RISC-V ("risk five") is an open standard ISA based on the philosophies of RISC architecture
 - Created by the University of California, Berkeley

- RISC-V is a free and open-source ISA
 - Most ISAs (like ARM and Intel's x86 and x64) are patented and copyrighted
 - MIPS was proprietary but is now open source
 - Chips designers must pay royalties to use proprietary ISAs in their chip designs

 See the RISC-V Reference Card posted in Canvas as a reference for this lecture



- Many conventions you've seen in MIPS are also found in RISC-V
 - You'll notice the similarities between the registers in RISC-V and MIPS


	RISC-V Calling Convention						
Register ABI Name Saver			Description				
x0	zero		Hard-wired zero				
x1	ra	Caller	Return address				
x2	sp	Callee	Stack pointer				
x3	gp		Global pointer				
x4	tp		Thread pointer				
x5-7	t0-2	Caller	Temporaries				
x8 s0/fp Callee x9 s1 Callee		Callee	Saved register/frame pointer				
		Callee	Saved register Function arguments/return value				
x10-11	10-11 a0-1 Caller						
x12-17	x12-17 a2-7 C		Function arguments				
x18-27 s2-11		Callee	Saved registers				
x28-31	t3-t6	Caller	Temporaries				
f0-7	ft0-7	Caller	FP temporaries				
f8-9	fs0-1	Callee	FP saved registers				
f10-11	fa0-1	Caller	FP arguments/return values				
f12-17	fa2-7	Caller	FP arguments				
f18-27	fs2-11	Callee	FP saved registers				
f28-31	ft8-11	Caller	FP temporaries				

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
Szero	0	The Constant Value 0	N.A.
Sat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
St0-St7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
Sgp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
Sfp	30	Frame Pointer	Yes
Sra	31	Return Address	Yes

 You'll recognize a number of MIPS instructions that also appear in RISC-V


Category Name	Fmt	F	RV32I Base
Loads Load Byte	I	LB	rd,rsl,imm
Load Halfword	I	LH	rd,rsl,imm
Load Word	I	IM	rd,rsl,imm
Load Byte Unsigned	I	LBU	rd,rsl,imm
Load Half Unsigned	I	LHU	rd,rsl,imm
Stores Store Byte	S	SB	rs1,rs2,imm
Store Halfword	S	SH	rs1,rs2,imm
Store Word	S	SW	rs1,rs2,imm
Shifts Shift Left	R	SLL	rd,rsl,rs2
Shift Left Immediate	I	SLLI	rd,rsl,shamt
Shift Right	R	SRL	rd,rsl,rs2
Shift Right Immediate	I	SRLI	rd,rsl,shamt
Shift Right Arithmetic	R	SRA	rd,rsl,rs2
Shift Right Arith Imm	I	SRAI	rd,rsl,shamt
Arithmetic ADD	R	ADD	rd,rsl,rs2
ADD Immediate	I	ADDI	rd,rsl,imm
SUBtract	R	SUB	rd,rs1,rs2
Load Upper Imm	U	LUI	rd,imm
Add Upper Imm to PC	U	AUIPC	rd,imm
Logical XOR	R	XOR	rd,rs1,rs2
XOR Immediate	I	XORI	rd,rsl,imm
OR	R	OR	rd,rs1,rs2
OR Immediate	I	ORI	rd,rsl,imm
AND	R	AND	rd,rs1,rs2
AND Immediate	I	ANDI	rd,rsl,imm
Compare Set <	R	SLT	rd,rsl,rs2
Set < Immediate	I	SLTI	rd,rsl,imm
Set < Unsigned	R	SLTU	rd,rs1,rs2
Set < Imm Unsigned	I	SLTIU	rd,rsl,imm
Branches Branch =	SB	BEQ	rs1,rs2,imm
Branch ≠	SB	BNE	rs1,rs2,imm
Branch <	SB	BLT	rs1,rs2,imm
Branch ≥	SB	BGE	rs1,rs2,imm
Branch < Unsigned	SB	BLTU	rs1,rs2,imm
Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm

RISC-V has more instruction formats than MIPS



- Boston University's online RISC-V simulator (BRISC-V) is an easy way to practice with the basics of RISC-V
 - A link to the simulator is posted in Canvas


- You can also upload C source code and it will convert the program to RISC-V assembly.
 - This can give you a good understanding of the compile process and see how high-level instructions become low-level instructions.



- The Module Download contains sample RISC-V assembly code.
 - RISC-V source code files end with the .s extension

 You are encouraged to use these sample programs for exploring RISC-V further.

• To load the RISC-V assembly code, click the Upload button.



- The Run button runs the program
- The Step button executes the program instruction by instruction
- The Reset button resets the program

- You cannot edit the uploaded assembly file.
 - Make any changes to the assembly file in a text editor, save the changes, and re-upload the modified assembly file.
- The simulator is limited in its capabilities.
 - Some common RISC-V pseudo-ops are not supported
 - Floating point numbers are not supported