

Digital Logic III

Michael C. Hackett
Assistant Professor, Computer Science

Community
College
of Philadelphia

Lecture Topics

- Combinational Circuits

- Adders
 - Half Adder
 - Full Adder
- Subtractors
 - Half Subtractor
 - Full Subtractor
- Multipliers

- Sequential Circuits

- Clocks
- SR Latch
- Flip-Flops
 - SR Flip-Flop
 - D Flip-Flop
 - JK Flip Flop
- Registers

Adders

- **Adders** are combinational logic circuits capable of performing addition
- A **half adder** has two inputs (the two digits to add) and two outputs (the sum and the carry).

0	1	0	1 $\leftarrow X_0$
<u>+ 0</u>	<u>+ 0</u>	<u>+ 1</u>	<u>+ 1</u> $\leftarrow X_1$
00	01	01	10
		C (<i>Carry</i>)	S (<i>Sum</i>)

Half Adders

- Half adder truth table:

X_1	X_0	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\begin{array}{r} 0 \\ + 0 \\ \hline 00 \end{array} \quad \begin{array}{r} 1 \\ + 0 \\ \hline 01 \end{array} \quad \begin{array}{r} 0 \\ + 1 \\ \hline 01 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 10 \end{array}$$

X_0 points to the top digit of the last column.
 X_1 points to the bottom digit of the last column.
 C (Carry) points to the left digit of the last column.
 S (Sum) points to the right digit of the last column.

Half Adders

SOP Expressions:


$$C = X_1X_0$$

$$S = \overline{X_1}X_0 + X_1\overline{X_0} = X_1 \oplus X_0$$

X_1	X_0	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





Half Adders

Half Adder Logic Circuit:



Half Adders

Half Adder Logic Circuit:



Full Adders

- A **full adder** has three inputs (the two digits to add, plus a value *carried in*) and two outputs (the sum and the carry).

The diagram shows a truth table for a full adder. The inputs are labeled as C_{IN} (Carry In), X_1 , and X_0 . The outputs are labeled as C_{OUT} (Carry Out) and S (Sum). Blue arrows point from the labels to the corresponding values in the equations. The equations are arranged in a column, showing the sum of the three inputs for each combination of X_1 and X_0 .

C_{IN} (Carry In)	X_1	X_0	C_{OUT} (Carry Out)	S (Sum)
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Adders

- Full adder truth table:

C_{IN}	X_1	X_0	C_{OUT}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Adders

SOP Expressions:

$$C_{OUT} = \overline{C_{IN}}X_1X_0 + C_{IN}\overline{X_1}X_0 + C_{IN}X_1\overline{X_0} + C_{IN}X_1X_0$$

$$S = \overline{C_{IN}}\overline{X_1}X_0 + \overline{C_{IN}}X_1\overline{X_0} + C_{IN}\overline{X_1}\overline{X_0} + C_{IN}X_1X_0$$

C_{IN}	X_1	X_0	C_{OUT}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Adders

Simplifying:

$$C_{OUT} = \overline{C_{IN}}X_1X_0 + C_{IN}\overline{X_1}X_0 + C_{IN}X_1\overline{X_0} + \mathbf{C_{IN}X_1X_0}$$

$$C_{OUT} = \mathbf{X_1X_0}(\overline{C_{IN}} + \mathbf{C_{IN}}) + C_{IN}\overline{X_1}X_0 + C_{IN}X_1\overline{X_0}$$

$$C_{OUT} = \mathbf{X_1X_0(1)} + C_{IN}\overline{X_1}X_0 + C_{IN}X_1\overline{X_0}$$

$$C_{OUT} = X_1X_0 + \mathbf{C_{IN}\overline{X_1}X_0} + \mathbf{C_{IN}X_1\overline{X_0}}$$

$$C_{OUT} = X_1X_0 + C_{IN}(\overline{X_1}X_0 + X_1\overline{X_0})$$

$$C_{OUT} = X_1X_0 + C_{IN}(X_0 \oplus X_1)$$

Full Adders

Simplifying:

$$S = \underbrace{\overline{C_{IN}} \overline{X_1} X_0 + \overline{C_{IN}} X_1 \overline{X_0}}_{\text{XOR}} + \underbrace{C_{IN} \overline{X_1} \overline{X_0} + C_{IN} X_1 X_0}_{\text{AND}}$$


$$S = \overline{C_{IN}} (X_0 \oplus X_1) + C_{IN} (X_0 \odot X_1)$$

$$S = \underbrace{\overline{C_{IN}} (X_0 \oplus X_1) + C_{IN} (\overline{X_0 \oplus X_1})}_{\text{XOR}} \quad \bar{X}Y + X\bar{Y} = X \oplus Y$$

$$S = C_{IN} \oplus (X_0 \oplus X_1) = C_{IN} \oplus X_0 \oplus X_1$$

Full Adders




Full Adder Logic Circuit:



Full Adders


Full Adder Logic Circuit:

C_{IN}	X_1	X_0	C_{OUT}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Full Adders




- Abstracted Full Adder:



Full Adders

- Abstracted Full Adder:

C_{IN}	X_1	X_0	C_{OUT}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Full Adders

- So far, we've seen only how adders can add single digits together
 - $1+1+1$ or $0+1$ or $1+0+1$ is no problem
 - What if we wanted to add $10+11$ or $11101+10101$?
- Full adders can work together by providing the carry out of one full adder as the carry in for a second adder
 - The technique shown next is a *ripple-carry adder*

$$\begin{array}{r} 001 \\ + 011 \\ \hline 100 \end{array}$$

Full Adders


- For example:



Full Adders

- A 2-bit Adder:


$$\begin{array}{r} \\ \\ + \\ \hline 1 \end{array}$$



Full Adders

- Another example:


$$\begin{array}{r} 1 1 \\ + 1 0 \\ \hline 1 0 1 \end{array}$$



Full Adders

- A 3-bit Adder:


$$\begin{array}{r} 111 \\ + 010 \\ \hline 1001 \end{array}$$



Full Adders

- Another example:


$$\begin{array}{r} \\ 1 1 1 \\ + 1 0 0 \\ \hline 1 0 1 1 \end{array}$$



Full Adders

- Another example:


$$\begin{array}{r} 100 \\ + 100 \\ \hline 1000 \end{array}$$



Full Adders

- A 4-bit Adder (with buses):


$$\begin{array}{r} 0110 \\ + 1100 \\ \hline 10010 \end{array}$$



Full Adders


- Another example

$$\begin{array}{r} 1010 \\ + 1101 \\ \hline 10111 \end{array}$$



Subtractors

- **Subtractors** are combinational logic circuits capable of performing subtraction
- A **half subtractor** has two inputs (the two digits to subtract) and two outputs (the difference and the borrow).



Half Subtractor

- Half subtractor truth table:

X_1	X_0	B	D
0	0	0	0
0	1	0	1
1	0	1	1
1	1	0	0

$$\begin{array}{r} 0 \\ - 0 \\ \hline 00 \end{array} \quad \begin{array}{r} 1 \\ - 0 \\ \hline 01 \end{array} \quad \begin{array}{r} 0 \\ - 1 \\ \hline 11 \end{array} \quad \begin{array}{r} 1 \xleftarrow{X_0} \\ - 1 \xleftarrow{X_1} \\ \hline 00 \end{array}$$

B (*Borrow*) D (*Difference*)

Half Subtractors

SOP Expressions:


$$B = X_1 \overline{X_0}$$

$$D = \overline{X_1} X_0 + X_1 \overline{X_0} = X_1 \oplus X_0$$

X_1	X_0	B	D
0	0	0	0
0	1	0	1
1	0	1	1
1	1	0	0

Half Subtractor



Half Subtractor Logic Circuit:



Half Subtractor

Half Subtractor Logic Circuit:

X_1	X_0	B	D
0	0	0	0
0	1	0	1
1	0	1	1
1	1	0	0



Full Subtractors

- A **full subtractor** has three inputs (the two digits to subtract, plus a value *borrowed in*) and two outputs (the difference and the borrow).

The diagram shows a truth table for a full subtractor. The inputs are labeled X_1 and X_0 above the second and third digits of the minuend. The output labels are $B_{IN}(\text{Borrow In})$ pointing to the first digit of the minuend, $B_{OUT}(\text{Borrow Out})$ pointing to the first digit of the difference, and $D(\text{Difference})$ pointing to the second digit of the difference. The truth table consists of eight rows, each representing a combination of inputs and a borrow-in value.

$B_{IN}(\text{Borrow In})$	X_1	X_0	$B_{OUT}(\text{Borrow Out})$	$D(\text{Difference})$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Full Subtractors

SOP Expressions:

$$B_{OUT} = \overline{B_{IN}} \overline{X_1} X_0 + \overline{B_{IN}} X_1 \overline{X_0} + \overline{B_{IN}} X_1 X_0 + B_{IN} X_1 X_0$$

$$D = \overline{B_{IN}} \overline{X_1} X_0 + \overline{B_{IN}} X_1 \overline{X_0} + B_{IN} \overline{X_1} \overline{X_0} + B_{IN} X_1 X_0$$

B_{IN}	X_1	X_0	B_{OUT}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Full Subtractors

Simplifying:

$$B_{OUT} = \overline{B_{IN}} \overline{X_1} X_0 + \overline{B_{IN}} X_1 \overline{X_0} + \overline{B_{IN}} X_1 X_0 + B_{IN} X_1 X_0$$

$$B_{OUT} = \overline{B_{IN}} X_1 + \overline{B_{IN}} X_0 + X_1 X_0$$

		X_0	
		0	1
$B_{IN} \ X_1$	00	0 000	1 001
	01	1 010	1 011
	11	0 110	1 111
	10	0 100	0 101

Full Subtractors

Simplifying:

$$D = \underbrace{\overline{B_{IN}} \overline{X_1} X_0 + \overline{B_{IN}} X_1 \overline{X_0}}_{\text{XOR}} + \underbrace{B_{IN} \overline{X_1} \overline{X_0} + B_{IN} X_1 X_0}_{\text{XOR}}$$


$$D = \overline{B_{IN}}(X_0 \oplus X_1) + B_{IN}(\underbrace{X_0 \odot X_1}_{\text{AND}})$$

$$D = \underbrace{\overline{B_{IN}}(X_0 \oplus X_1) + B_{IN}(\overline{X_0 \oplus X_1})}_{\text{XOR}} \quad \bar{X}Y + X\bar{Y} = X \oplus Y$$

$$D = B_{IN} \oplus (X_0 \oplus X_1) = B_{IN} \oplus X_0 \oplus X_1$$

Full Subtractor


Full Subtractor Logic Circuit:



Full Subtractor

Full Subtractor Logic Circuit:


B_{IN}	X_1	X_0	B_{OUT}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



Full Subtractor

Full Subtractor Logic Circuit:


B_{IN}	X_1	X_0	B_{OUT}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



Full Subtractor


Full Subtractor Logic Circuit:

B_{IN}	X_1	X_0	B_{OUT}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



Full Subtractors


- Abstracted Full Subtractor:



Full Subtractors

- Like full adders, full subtractors can work together by providing the borrow out of one full subtractor as the borrow in for a second subtractor


$$\begin{array}{r} 11 \\ -01 \\ \hline 010 \end{array}$$



Full Subtractors

- A 3-bit Subtractor:


$$\begin{array}{r} 101 \\ - 010 \\ \hline 0011 \end{array}$$



Full Subtractors

- A 4-bit Subtractor:

$$\begin{array}{r} 1101 \\ - 0110 \\ \hline 0011 \end{array}$$



Multipliers

- **Multipliers** (not to be confused with multiplexers) are combinational logic circuits capable of performing multiplication
- Note that the multiplication of two 1-bit numbers is a simple *and* operation

$$\begin{array}{r} 0 \\ \times 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ \times 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 0 \\ \times 1 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ \times 1 \\ \hline 1 \end{array}$$

X_0
 Y_0

X_0	Y_0	$X_0 \times Y_0$	$X_0 \cdot Y_0$
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	0

Multipliers

- However, addition will be required when multiplying numbers that are two or more bits.
- We will see how to construct multipliers using full and half adders.
- The largest product of multiplying two, 2-bit numbers is 9:
 - $11 \times 11 = 1001$ ($3 \times 3 = 9$)
 - Thus, our circuit must have 4 outputs
 - P_0 through P_3


A handwritten binary multiplication diagram. The first number is 11, with bits labeled X_1 (pointing to the leftmost 1) and X_0 (pointing to the rightmost 1). The second number is 10, with bits labeled Y_1 (pointing to the leftmost 1) and Y_0 (pointing to the rightmost 0). The multiplication is shown as:
$$\begin{array}{r} 11 \\ \times 10 \\ \hline 00 \\ + 11 \\ \hline 110 \end{array}$$

The final result 110 has bits labeled P_2 (pointing to the leftmost 1), P_1 (pointing to the middle 1), and P_0 (pointing to the rightmost 0).

Multipliers

2-bit Multiplier Logic Circuit:


- (Uses 2 half adders)



Multipliers

2-bit Multiplier Logic Circuit:


$$\begin{array}{r} \begin{array}{cc} X_1 & X_0 \\ 1 & 1 \end{array} \\ \times \begin{array}{cc} Y_1 & Y_0 \\ 1 & 0 \end{array} \\ \hline 00 \\ + 11 \\ \hline 110 \\ \begin{array}{ccc} \nearrow & \nearrow & \nearrow \\ P_2 & P_1 & P_0 \end{array} \end{array}$$



Multipliers

2-bit Multiplier Logic Circuit:


$$\begin{array}{r} X_1 \swarrow 1 \quad 1 \nwarrow X_0 \\ Y_1 \swarrow 1 \quad 1 \nwarrow Y_0 \\ \times 1 \quad 1 \\ \hline 1 \quad 1 \quad 1 \\ + 1 \quad 1 \\ \hline 1 \quad 0 \quad 0 \quad 1 \\ \swarrow \quad \swarrow \quad \swarrow \quad \swarrow \\ P_3 \quad P_2 \quad P_1 \quad P_0 \end{array}$$



Multipliers

3-bit Multiplier Logic Circuit:


- (Uses 2 half adders)
- (Uses 3 full adders)



Multipliers

3-bit Multiplier Logic Circuit:


$$\begin{array}{r} 110 \\ \times 100 \\ \hline 000 \\ 000 \\ + 110 \\ \hline 011000 \end{array}$$



Multipliers

3-bit Multiplier Logic Circuit:

$$\begin{array}{r} 111 \\ \times 111 \\ \hline 111 \\ 111 \\ + 111 \\ \hline 110001 \end{array}$$




Sequential Circuits

- The combinational logic circuits we've seen have the following limitations:
 - They have no memory capability
 - The output changes as soon as the input changes
- **Sequential logic circuits** maintain a state- The circuit's output is determined by both:
 - The input it currently has
 - The input it has received over time


Clocks

- In most cases, the components in a sequential circuit need to be synchronized
 - The components in the circuit must all update their states at the same time
- This is achieved with a **clock signal**
 - A 1-bit signal that alternates between 1 and 0 at regular intervals



Clocks

- A **clock cycle** (*“tick”*) is when the clock transitions from 0 to 1 and back to 0
- A **clock period** is the *time* it takes to complete 1 clock cycle



Clocks

- The **clock frequency** (also called the **clock rate**) is the number of clock periods in some amount of (*wall clock*) time
 - **Wall clock time** is the seconds, minutes, hours, etc. that we experience
 - Time ticks by on a wall clock by the second, whereas these clocks may tick thousands (or millions or billions) of times per one second
- Clock frequency is measured in $\frac{\text{cycle}}{\text{second}}$ or Hertz (abbreviated Hz)

Clocks

- Clock frequency is the inverse of the clock period (and vice versa)

$$Period = \frac{seconds}{cycle} = \frac{1}{\frac{cycles}{second}} = \frac{1}{Frequency} \quad \text{Seconds per cycle}$$

$$Frequency = \frac{cycles}{second} = \frac{1}{\frac{seconds}{cycle}} = \frac{1}{Period} \quad \text{Cycles per second}$$

Clocks

- Example: What is the clock rate of a processor with a clock period of 250 ps (picoseconds)?
 - $250ps = 250 * 10^{-12}seconds = 0.00000000025s$
- $Period = \frac{250 \times 10^{-12}seconds}{1\ cycle} = \frac{0.00000000025\ seconds}{1\ cycle} = 0.00000000025 \frac{seconds}{cycle}$
- $Frequency = \frac{1}{Period} = \frac{1}{\frac{250 \times 10^{-12}seconds}{1\ cycle}} = \frac{250 \times 10^{-12}cycles}{1\ second} = \frac{4,000,000,000\ cycles}{1\ second}$
 $= 4,000,000,000 \frac{cycles}{second} = 4.0\ GHz$

Clocks



- Example: What is the clock period of a processor with a clock rate of 3.8GHz?

- $Frequency = 3,800,000,000 \frac{cycles}{second} = \frac{3,800,000,000 cycles}{1 second}$

- $Period = \frac{1}{Frequency} = \frac{1}{\frac{3,800,000,000 cycles}{1 second}} = \frac{1 second}{3,800,000,000 cycles}$
 $= 2.63 \times 10^{-10} \frac{seconds}{cycle} = 263 \times 10^{-12} \frac{seconds}{cycle}$
 $= 263 \frac{picoseconds}{cycle}$


Clocks

- Abstraction of a clock:



SR Latch


- A **latch** is a digital component that stores 1 bit of information
- An SR Latch has two inputs (Set and Reset) and two outputs (Q and its complement, \bar{Q})



SR Latch

- **Feedback**

- The output of the top NOR is one input to the bottom NOR
- The output of the bottom NOR is one input to the top NOR



SR Latch


- Recall that, for a NOR gate, the output is 0 if either input is a 1

x	y	$x \text{ NOR } y$
0	0	1
0	1	0
1	0	0
1	1	0

SR Latch

- We'll start with the second row of the latch's truth table:
 - This is the Reset state

S	R	\bar{Q}	Q	State
0	0			
0	1	1	0	Reset ($Q = 0$)
1	0			
1	1			




- R is 1, meaning the bottom NOR must have an output (Q) of 0
- S is 0 and the output of the bottom NOR was 0, so the top NOR must have an output (\bar{Q}) of 1
 - This is a valid state since Q and \bar{Q} are complements

SR Latch

- Next is the third row of the latch's truth table:
 - This is the Set state

S	R	\bar{Q}	Q	State
0	0			
0	1	1	0	Reset ($Q = 0$)
1	0	0	1	Set ($Q = 1$)
1	1			




- S is 1, meaning the top NOR must have an output (\bar{Q}) of 0
- R is 0, and the output of the top NOR was 0, so the bottom NOR must have an output (Q) of 1
 - This is a valid state since Q and \bar{Q} are complements

SR Latch

- Next is the fourth row of the latch's truth table:
 - This is the Unknown state

S	R	\bar{Q}	Q	State
0	0			
0	1	1	0	Reset ($Q = 0$)
1	0	0	1	Set ($Q = 1$)
1	1	0	0	Unknown



- S is 1 and R is 1 meaning both NOR gates must have an output of 0
- This doesn't make sense since Q and \bar{Q} are supposed to be complements

SR Latch


- Back to the first row of the latch's truth table:
 - This is the Unchanged state

<i>S</i>	<i>R</i>	\bar{Q}	<i>Q</i>	<i>State</i>
0	0	\bar{Q}	<i>Q</i>	Unchanged
0	1	1	0	Reset (<i>Q</i> = 0)
1	0	0	1	Set (<i>Q</i> = 1)
1	1	0	0	Unknown

- *S* is 0 and *R* is 0, the current state will depend on the previous state
 - If the previous state was the set state, the current state will still be in the set state
 - If the previous state was the reset state, the current state will still be in the reset state



SR Latch

- Turning Q from 0 (Reset) to 1 (Set)
 - $S = 0, S = 1, S = 0$




SR Latch

- Turning Q from 1 (Set) to 0 (Reset)
 - R = 0, R = 1, R = 0




Reset



Unchanged

SR Flip-Flop


- An extension of the SR Latch is the SR Flip-Flop.
- The S and R inputs are each and'ed with a clock signal.
 - The state can only be changed when the clock signal is 1



S	R	Clock	\bar{Q}	Q	State
0	0	1	\bar{Q}	Q	Unchanged
0	1	1	1	0	Reset ($Q = 0$)
1	0	1	0	1	Set ($Q = 1$)
1	1	1	0	0	Unknown
X	X	0	\bar{Q}	Q	Unchanged

D Flip-Flop


- A D Flip-Flop has one input (D) and two outputs (Q and its complement, \bar{Q})
- The input is and'ed with a clock signal prior to the NOR gates.
 - The state can only be changed when the clock signal is 1



D	Clock	\bar{Q}	Q	State
0	1	1	0	Reset ($Q = 0$)
1	1	0	1	Set ($Q = 1$)
X	0	\bar{Q}	Q	Unchanged

JK Flip-Flop


- In a JK Flip-Flop, the input is and'ed with a clock signal *and* an output prior to the NOR gates.
 - The state can only be changed when the clock signal is 1




J	K	Clock	\bar{Q}	Q	State
0	0	1	\bar{Q}	Q	Unchanged
0	1	1	1	0	Reset ($Q = 0$)
1	0	1	0	1	Set ($Q = 1$)
1	1	1	Q	\bar{Q}	Toggle
X	X	0	\bar{Q}	Q	Unchanged

Flip-Flops


- Abstractions of Flip-Flops:



SR Flip Flop



D Flip Flop




JK Flip Flop

Registers

- By now, we are familiar with the use of registers from assembly programming to temporarily store data.
- Since flip-flops store 1 bit of information, we can create a register from a series of flip-flops
 - 4 flip-flops for a 4-bit register, 32 flip-flops for a 32-bit register, etc.


Registers

- A 2-bit register:




Registers

- A 4-bit register:




Registers

- An 8-bit register:




Registers


- Abstractions of Registers:



2-Bit Register



4-Bit Register



8-Bit Register